欢迎访问ic37.com |
会员登录 免费注册
发布采购

ACE24C02ADPUH 参数 Datasheet PDF下载

ACE24C02ADPUH图片预览
型号: ACE24C02ADPUH
PDF下载: 下载PDF文件 查看货源
内容描述: 两线串行EEPROM [Two-wire Serial EEPROM]
分类和应用: 可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 15 页 / 619 K
品牌: ACE [ ACE TECHNOLOGY CO., LTD. ]
 浏览型号ACE24C02ADPUH的Datasheet PDF文件第1页浏览型号ACE24C02ADPUH的Datasheet PDF文件第2页浏览型号ACE24C02ADPUH的Datasheet PDF文件第3页浏览型号ACE24C02ADPUH的Datasheet PDF文件第4页浏览型号ACE24C02ADPUH的Datasheet PDF文件第6页浏览型号ACE24C02ADPUH的Datasheet PDF文件第7页浏览型号ACE24C02ADPUH的Datasheet PDF文件第8页浏览型号ACE24C02ADPUH的Datasheet PDF文件第9页  
ACE24C02A
Two-wire Serial EEPROM
AC Characteristics
Applicable over recommended operating range from: T
A
= -40℃ to +85℃, V
CC
= +1.7V to +5.5V, CL = 100pF (unless
otherwise noted). Test conditions are listed in Note 2.
Symbol
f
SCL
T
LOW
T
HIGH
T
AA
T
BUF1
T
HD.STA
T
SU.STA
T
HD.DAT
T
SU.DAT
T
R
T
F
T
SU.STO
T
DH
T
WR
Endurance
(1)
Parameter
Clock Frequency, SCL
Clock Pulse Width Low
Clock Pulse Width High
Clock Low to Data Out Valid
Time the bus must be free before a new
transmission can Start
Start Hold Time
Start Setup Time
Data In Hold Time
Data In Setup Time
Inputs Rise Time
Inputs Fall Time
Stop Setup Time
Data Out Hold Time
Write Cycle Time
3.3V, 25℃, Page Mode
1.7-volt
2.5-volt
5.5-volt
Min Max Min Max Min Max
400
1.3
0.6
0.4
0.4
1000
0.4
0.4
1000
Units
kHz
µs
µs
µs
µs
µs
µs
µs
ns
0.05 0.9 0.05 0.55 0.05 0.55
1.2
0.6
0.6
0
100
0.3
300
0.6
50
5
0.25
50
5
1,000,000
0.5
0.25
0.25
0
100
0.3
100
0.25
50
5
0.5
0.25
0.25
0
100
0.3
100
µs
ns
µs
ns
ms
Write
Cycles
Notes:1. This parameter is characterized and not 100% tested.
2.AC measurement conditions:
RL (connects to Vcc): 1.3kΩ
Input pulse voltages: 0.3 Vcc to 0.7 Vcc
Input rise and fall times:
≦50
ns
Input and output timing reference voltages: 0.5Vcc
Device Operation
Clock and Data Transitions:
The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only
during SCL low time periods (refer to Figure 4). Data changes during SCL high periods will indicate a
start or stop condition as defined below.
Start Condition:
A high-to-low transition of SDA with SCL high is a start condition which must precede any other
command (refer to Figure 5).
VER 1.4
5