欢迎访问ic37.com |
会员登录 免费注册
发布采购

ACE24C04.08A_11 参数 Datasheet PDF下载

ACE24C04.08A_11图片预览
型号: ACE24C04.08A_11
PDF下载: 下载PDF文件 查看货源
内容描述: 两线串行EEPROM [Two-wire Serial EEPROM]
分类和应用: 可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 15 页 / 607 K
品牌: ACE [ ACE TECHNOLOGY CO., LTD. ]
 浏览型号ACE24C04.08A_11的Datasheet PDF文件第2页浏览型号ACE24C04.08A_11的Datasheet PDF文件第3页浏览型号ACE24C04.08A_11的Datasheet PDF文件第4页浏览型号ACE24C04.08A_11的Datasheet PDF文件第5页浏览型号ACE24C04.08A_11的Datasheet PDF文件第7页浏览型号ACE24C04.08A_11的Datasheet PDF文件第8页浏览型号ACE24C04.08A_11的Datasheet PDF文件第9页浏览型号ACE24C04.08A_11的Datasheet PDF文件第10页  
ACE24C04/08A
Two-wire Serial EEPROM
Device Operation
Clock and Data Transitions:
The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only
during SCL low time periods (refer to Figure 4). Data changes during SCL high periods will indicate a
start or stop condition as defined below.
Start Condition:
A high-to-low transition of SDA with SCL high is a start condition which must precede any other
command (refer to Figure 5).
Stop Condition:
A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command
will place the EEPROM in a standby power mode (refer to Figure 5).
Acknowledge:
All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The
EEPROM sends a zero during the ninth clock cycle to acknowledge that it has received each word. The
happens during the ninth clock cycle. Following receipt each word from the EEPROM, the
microcontroller should send a zero to EEPROM and continue to output the next data word or send a
stop condition to finish the read cycle.
Standby Mode :
The ACE24C04/08A features a low-power standby mode which is enabled: (a) upon power-up and (b)
after the receipt of the stop bit and the completion of any internal operations.
Device Reset :
After an interruption in protocol power loss or system reset, any two-wire part can be protocol reset by following
these steps:
1. Clock up to 9 cycles.
2. Look for SDA high in each cycle while SCL is high and then.
3. Create a start condition as SDA is high
Bus Timing
Figure 2.SCL: Serial Clock, SDA: Serial Data I/O
VER 1.5
6