欢迎访问ic37.com |
会员登录 免费注册
发布采购

ACE93C46DP+TH 参数 Datasheet PDF下载

ACE93C46DP+TH图片预览
型号: ACE93C46DP+TH
PDF下载: 下载PDF文件 查看货源
内容描述: 三线制串行EEPROM [Three-wire Serial EEPROM]
分类和应用: 可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 14 页 / 938 K
品牌: ACE [ ACE TECHNOLOGY CO., LTD. ]
 浏览型号ACE93C46DP+TH的Datasheet PDF文件第2页浏览型号ACE93C46DP+TH的Datasheet PDF文件第3页浏览型号ACE93C46DP+TH的Datasheet PDF文件第4页浏览型号ACE93C46DP+TH的Datasheet PDF文件第5页浏览型号ACE93C46DP+TH的Datasheet PDF文件第6页浏览型号ACE93C46DP+TH的Datasheet PDF文件第7页浏览型号ACE93C46DP+TH的Datasheet PDF文件第8页浏览型号ACE93C46DP+TH的Datasheet PDF文件第9页  
ACE93C46.56.66
Three-wire Serial EEPROM
Description
The ACE93C46/56/66 provides 1024/2048/4096 bits of serial electrically erasable programmable read only memory
(EEPROM) organized as 64/128/256 words of 16 bits each, when the ORG pin is connected to VCC and 128/256/512
words of 8 bits each when it is tied to ground. The ACE93C46/56/66 is available in space-saving 8-lead PDIP, 8-lead
TSSOP and 8-lead JEDEC SOIC packages. The ACE93C46/56/66 is enabled through the Chip Select pin (CS), and
accessed via a 3-wire serial interface consisting of Data Input (DI), Data Output (DO), and Shift Clock (SK). Upon
receiving a Read instruction at DI, the address is decoded and the data is clocked out serially on the data output pin DO.
The WRITE cycle is completely self-timed and no separate erase cycle is required before write. The Write cycle is only
enabled when it is in the Erase/Write Enable state. When CS is brought “high” following the initiation of a write cycle, the
DO pin outputs the Ready/Busy status.
Features
Low-voltage operation – 1.8 (VCC=1.8V to 5.5V)
Three-wire serial Interface
2MHz clock rate(5V) compatibility
Self-timed write cycle (5 ms max)
High-reliability – Endurance: 1 Million write cycles
Data retention: 100 Years
Packaging Type
DIP-8
SOP-8
TSSOP-8
Pin Configurations
Pin Name
CS
SK
DI
DO
GND
Vcc
ORG
DC
Function
Chip select
Serial Data Clock
Serial Data Input
Serial Data Output
Ground
Power Supply
Internal Organization
Don’t Connect
VER 1.5
1