欢迎访问ic37.com |
会员登录 免费注册
发布采购

A54SX16A-2PQG208I 参数 Datasheet PDF下载

A54SX16A-2PQG208I图片预览
型号: A54SX16A-2PQG208I
PDF下载: 下载PDF文件 查看货源
内容描述: SX -A系列FPGA [SX-A Family FPGAs]
分类和应用: 现场可编程门阵列可编程逻辑时钟
文件页数/大小: 108 页 / 828 K
品牌: ACTEL [ Actel Corporation ]
 浏览型号A54SX16A-2PQG208I的Datasheet PDF文件第3页浏览型号A54SX16A-2PQG208I的Datasheet PDF文件第4页浏览型号A54SX16A-2PQG208I的Datasheet PDF文件第5页浏览型号A54SX16A-2PQG208I的Datasheet PDF文件第6页浏览型号A54SX16A-2PQG208I的Datasheet PDF文件第8页浏览型号A54SX16A-2PQG208I的Datasheet PDF文件第9页浏览型号A54SX16A-2PQG208I的Datasheet PDF文件第10页浏览型号A54SX16A-2PQG208I的Datasheet PDF文件第11页  
SX-A Family FPGAs
Routing Resources
The routing and interconnect resources of SX-A devices
are in the top two metal layers above the logic modules
providing optimal use of silicon,
thus enabling the entire floor of the device to be
spanned with an uninterrupted grid of logic modules.
Interconnection between these logic modules is achieved
using the Actel patented metal-to-metal programmable
antifuse interconnect elements. The antifuses are
normally open circuits and, when programmed, form a
permanent low-impedance connection.
Clusters and SuperClusters can be connected through the
use of two innovative local routing resources called
FastConnect and DirectConnect, which enable extremely
fast and predictable interconnection of modules within
Clusters and SuperClusters (Figure
and
This routing architecture also
dramatically reduces the number of antifuses required to
complete a circuit, ensuring the highest possible
performance, which is often required in applications such
as fast counters, state machines, and data path logic. The
interconnect elements (i.e., the antifuses and metal
tracks) have lower capacitance and lower resistance than
any other device of similar capacity, leading to the fastest
signal propagation in the industry.
DirectConnect is a horizontal routing resource that
provides connections from a C-cell to its neighboring
R-Cell in a given SuperCluster. DirectConnect uses a
hardwired signal path requiring no programmable
R-Cell
Routed S1
S0 Data Input
PRE
DirectConnect
Input
D
Q
Y
D2
D3
Sa
HCLK
CLKA,
CLKB,
Internal Logic
Sb
D0
D1
Y
interconnection to achieve its fast signal propagation
time of less than 0.1 ns.
FastConnect enables horizontal routing between any
two logic modules within a given SuperCluster, and
vertical routing with the SuperCluster immediately
below it. Only one programmable connection is used in a
FastConnect path, delivering a maximum pin-to-pin
propagation time of 0.3 ns.
In addition to DirectConnect and FastConnect, the
architecture makes use of two globally oriented routing
resources known as segmented routing and high-drive
routing. The Actel segmented routing structure provides
a variety of track lengths for extremely fast routing
between SuperClusters. The exact combination of track
lengths and antifuses within each path is chosen by the
100% automatic place-and-route software to minimize
signal propagation delays.
The general system of routing tracks allows any logic
module in the array to be connected to any other logic
or I/O module. Within this system, most connections
typically require three or fewer antifuses, resulting in
fast and predictable performance.
The unique local and general routing structure featured
in SX-A devices allows 100% pin-locking with full logic
utilization, enables concurrent printed circuit board
(PCB) development, reduces design time, and allows
designers to achieve performance goals with minimum
effort.
C-Cell
CLR
DB
CKS
CKP
A0 B0
A1 B1
Cluster 1
Cluster 1
Cluster 2
Cluster 1
Type 1 SuperCluster
Figure 1-4 •
Cluster Organization
Type 2 SuperCluster
v5.3
1-3