欢迎访问ic37.com |
会员登录 免费注册
发布采购

A54SX72A-1CQ208M 参数 Datasheet PDF下载

A54SX72A-1CQ208M图片预览
型号: A54SX72A-1CQ208M
PDF下载: 下载PDF文件 查看货源
内容描述: HiRel它SX -A系列FPGA [HiRel SX-A Family FPGAs]
分类和应用: 现场可编程门阵列可编程逻辑时钟
文件页数/大小: 50 页 / 437 K
品牌: ACTEL [ Actel Corporation ]
 浏览型号A54SX72A-1CQ208M的Datasheet PDF文件第2页浏览型号A54SX72A-1CQ208M的Datasheet PDF文件第3页浏览型号A54SX72A-1CQ208M的Datasheet PDF文件第4页浏览型号A54SX72A-1CQ208M的Datasheet PDF文件第5页浏览型号A54SX72A-1CQ208M的Datasheet PDF文件第6页浏览型号A54SX72A-1CQ208M的Datasheet PDF文件第7页浏览型号A54SX72A-1CQ208M的Datasheet PDF文件第8页浏览型号A54SX72A-1CQ208M的Datasheet PDF文件第9页  
v2.0
HiRel SX-A Family FPGAs
Features and Benefits
Leading Edge Performance
215 MHz System Performance (Military Temperature)
5.3 ns Clock-to-Out (Pin-to-Pin) (Military Temperature)
240 MHz Internal Performance (Military Temperature)
Actel Secure Programming Technology with
FuseLock™ Prevents Reverse Engineering and Design
Theft
Cold-Sparing Capability
Individual Output Slew Rate Control
QML Certified Devices
100% Military Temperature Tested (–55°C to +125°C)
33 MHz PCI Compliant
CPLD and FPGA Integration
Single-Chip Solution
Configurable I/O Support for 3.3 V/5 V PCI, LVTTL,
and TTL
Configurable Weak Resistor Pull-Up or Pull-Down for
Tristated Outputs during Power-Up
Up to 100% Resource Utilization and 100% Pin
Locking
2.5 V, 3.3 V, and 5 V Mixed Voltage Operation with
5 V Input Tolerance and 5 V Drive Strength
Very Low Power Consumption
Deterministic, User-Controllable Timing
Unique In-System Diagnostic and Verification
Capability with Silicon Explorer II
Boundary-Scan Testing in Compliance with IEEE
1149.1 (JTAG)
A54SX32A
32,000
48,000
2,880
1,800
1,080
1,980
228
3
0
Yes
Yes
5.3 ns
0 ns
Std, –1
84, 208, 256
A54SX72A
72,000
108,000
6,036
4,024
2,012
4,024
213
3
4
Yes
Yes
6.7 ns
0 ns
Std, –1
208, 256
Specifications
48,000 to 108,000 Available System Gates
Up to 228 User-Programmable I/O Pins
Up to 2,012 Dedicated Flip-Flops
0.25/0.22 µ CMOS Process Technology
Features
Hot-Swap Compliant I/Os
Power-Up/Down Friendly (no sequencing required
for supply voltages)
Class B Level Devices
Three Standard Hermetic Package Options
Product Profile
Device
Capacity
Typical Gates
System Gates
Logic Modules
Combinatorial Cells
Register Cells
Dedicated Flip-Flops
Maximum Flip-Flops
Maximum User I/Os
Global Clocks
Quadrant Clocks
Boundary-Scan Testing
3.3 V / 5 V PCI
Clock-to-Out
Input Set-Up (External)
Speed Grades
Package (by Pin Count)
CQFP
N o ve m b e r 2 0 0 6
© 2006 Actel Corporation
i
See the Actel website for the latest version of the datasheet.