欢迎访问ic37.com |
会员登录 免费注册
发布采购

EX256-TQG100I 参数 Datasheet PDF下载

EX256-TQG100I图片预览
型号: EX256-TQG100I
PDF下载: 下载PDF文件 查看货源
内容描述: 汽车的eX系列FPGA [eX Automotive Family FPGAs]
分类和应用: 现场可编程门阵列可编程逻辑时钟
文件页数/大小: 44 页 / 384 K
品牌: ACTEL [ Actel Corporation ]
 浏览型号EX256-TQG100I的Datasheet PDF文件第20页浏览型号EX256-TQG100I的Datasheet PDF文件第21页浏览型号EX256-TQG100I的Datasheet PDF文件第22页浏览型号EX256-TQG100I的Datasheet PDF文件第23页浏览型号EX256-TQG100I的Datasheet PDF文件第25页浏览型号EX256-TQG100I的Datasheet PDF文件第26页浏览型号EX256-TQG100I的Datasheet PDF文件第27页浏览型号EX256-TQG100I的Datasheet PDF文件第28页  
eX Automotive Family FPGAs
Timing Characteristics
Timing characteristics for eX devices fall into three
categories: family-dependent, device-dependent, and
design-dependent. The input and output buffer
characteristics are common to all eX family members.
Internal routing delays are device-dependent. Design
dependency means actual delays are not determined
until after placement and routing of the user’s design are
complete. Delay values may then be determined by using
the Timer tool in the Designer software or performing
simulation with post-layout delays.
lists
sample
characteristics for automotive eX devices.
timing
Long Tracks
Some nets in the design use long tracks. Long tracks are
special routing resources that span multiple rows,
columns, or modules. Long tracks employ three to five
antifuse connections. This increases capacitance and
resistance, resulting in longer net delays for macros
connected to long tracks. Typically, no more than six
percent of nets in a fully utilized device require long
tracks. Long tracks contribute approximately 4 ns to
8.4 ns delay. This additional delay is represented
statistically in higher fanout routing delays.
Timing Derating
eX devices are manufactured with a CMOS process.
Therefore, device performance varies according to
temperature, voltage, and process changes. Minimum
timing parameters reflect maximum operating voltage,
minimum operating temperature, and best-case
processing. Maximum timing parameters reflect
minimum operating voltage, maximum operating
temperature, and worst-case processing.
Critical Nets and Typical Nets
Propagation delays are expressed only for typical nets,
which are used for initial design performance evaluation.
Critical net delays can then be applied to the most timing
critical paths. Critical nets are determined by net
property assignment prior to placement and routing. Up
to six percent of the nets in a design may be designated
as critical.
Temperature and Voltage Derating Factors
Table 1-16 •
Temperature and Voltage Derating Factors
(Normalized to Worst-Case Commercial, T
J
= 125°C, V
CCA
= 2.3 V)
Junction Temperature (T
J
)
V
CCA
2.3
2.5
2.7
–55
0.70
0.65
0.61
–40
0.70
0.66
0.62
0
0.77
0.72
0.67
25
0.78
0.73
0.69
70
0.88
0.83
0.78
85
0.91
0.85
0.80
125
1.00
0.93
0.88
1 -2 0
v3.2