欢迎访问ic37.com |
会员登录 免费注册
发布采购

RTSX32SU-1CQ256B 参数 Datasheet PDF下载

RTSX32SU-1CQ256B图片预览
型号: RTSX32SU-1CQ256B
PDF下载: 下载PDF文件 查看货源
内容描述: RTSX -SU RadTolerant的FPGA ( UMC ) [RTSX-SU RadTolerant FPGAs (UMC)]
分类和应用: 现场可编程门阵列可编程逻辑时钟
文件页数/大小: 83 页 / 735 K
品牌: ACTEL [ Actel Corporation ]
 浏览型号RTSX32SU-1CQ256B的Datasheet PDF文件第2页浏览型号RTSX32SU-1CQ256B的Datasheet PDF文件第3页浏览型号RTSX32SU-1CQ256B的Datasheet PDF文件第4页浏览型号RTSX32SU-1CQ256B的Datasheet PDF文件第5页浏览型号RTSX32SU-1CQ256B的Datasheet PDF文件第6页浏览型号RTSX32SU-1CQ256B的Datasheet PDF文件第7页浏览型号RTSX32SU-1CQ256B的Datasheet PDF文件第8页浏览型号RTSX32SU-1CQ256B的Datasheet PDF文件第9页  
v2.2
u e
RTSX-SU RadTolerant FPGAs (UMC)
Designed for Space
SEU-Hardened Registers Eliminate the Need to
Implement Triple-Module Redundancy (TMR)
– Immune to Single-Event Upsets (SEU) to LET
th
> 40 MeV-cm
2
/mg,
– SEU Rate < 10
–10
Upset/Bit-Day in Worst-Case
Geosynchronous Orbit
Up to 100 krad (Si) Total Ionizing Dose (TID)
– Parametric Performance Supported with Lot-
Specific Test Data
Single-Event Latch-Up (SEL) Immunity
TM1019.5 Test Data Available
QML Certified Devices
Features
Very Low Power Consumption (Up to 68 mW at
Standby)
3.3V and 5V Mixed Voltage
Configurable I/O Support for 3.3V/5V PCI, LVTTL,
TTL, and CMOS
– 5V Input Tolerance and 5V Drive Strength
– Slow Slew Rate Option
– Configurable Weak Resistor Pull-Up/Down for
Tristated Outputs at Power-Up
– Hot-Swap
Compliant
with
Cold-Sparing
Support
Secure Programming Technology Prevents Reverse
Engineering and Design Theft
100% Circuit Resource Utilization with 100% Pin
Locking
Unique In-System Diagnostic and Verification
Capability with Silicon Explorer II
Low-Cost Prototyping Option
Deterministic, User-Controllable Timing
JTAG Boundary Scan Testing in Compliance with
IEEE Standard 1149.1 – Dedicated JTAG Reset
(TRST) Pin
High Performance
230 MHz System Performance
310 MHz Internal Performance
9.5 ns Input Clock to Output Pad
Specifications
0.25 µm Metal-to-Metal Antifuse Process (UMC)
48,000 to 108,000 Available System Gates
Up to 2,012 SEU-Hardened Flip-Flops
Up to 360 User-Programmable I/O Pins
Table 1 •
RTSX-SU Product Profile
Device
Capacity
Typical Gates
System Gates
Logic Modules
Combinatorial Cells
SEU-Hardened Register Cells (Dedicated Flip-Flops)
Maximum Flip-Flops
Maximum User I/Os
Clocks
Quadrant Clocks
Speed Grades
Package
(by pin count)
CQFP
CCGA
CCLG
RTSX32SU
32,000
48,000
2,880
1,800
1,080
1,980
227
3
0
Std., –1
84, 208, 256
256
RTSX72SU
72,000
108,000
6,036
4,024
2,012
4,024
360
3
4
Std., –1
208, 256
624
March 2006
© 2006 Actel Corporation
i
See the Actel website for the latest version of the datasheet