Actel Fusion Mixed-Signal FPGAs for the MicroBlade AdvancedMC Solution
Fusion Device Architecture Overview
Bank 0
Bank 1
CCC
SRAM Block
4,608-Bit Dual-Port SRAM
or FIFO Block
OSC
I/Os
CCC/PLL
VersaTile
Bank 2
Bank 4
ISP AES
Decryption
User Nonvolatile
FlashROM
Charge Pumps
SRAM Block
4,608-Bit Dual-Port SRAM
or FIFO Block
Flash Memory Blocks
ADC
Flash Memory Blocks
Analog
Quad
Analog
Quad
Analog
Quad
Analog
Quad
Analog
Quad
Analog
Quad
Analog
Quad
Analog
Quad
Analog
Quad
Analog
Quad
CCC
Bank 3
Figure 1-1 •
Fusion Device Architecture Overview (U1AFS600)
Package I/Os: Single-/Double-Ended (Analog)
Fusion Devices
FG256
U1AFS250
114/37 (24)
U1AFS600
119/58 (40)
U1AFS1500
119/58 (40)
Note:
All devices in the same package are pin compatible with the exception of the PQ208 package (AFS250 and AFS600).
II
P r el im in ar y v 0 .4