欢迎访问ic37.com |
会员登录 免费注册
发布采购

5962-8853801GA 参数 Datasheet PDF下载

5962-8853801GA图片预览
型号: 5962-8853801GA
PDF下载: 下载PDF文件 查看货源
内容描述: 双路精密JFET输入运算放大器 [Dual Precision JFET-Input Operational Amplifier]
分类和应用: 运算放大器放大器电路
文件页数/大小: 8 页 / 162 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号5962-8853801GA的Datasheet PDF文件第2页浏览型号5962-8853801GA的Datasheet PDF文件第3页浏览型号5962-8853801GA的Datasheet PDF文件第4页浏览型号5962-8853801GA的Datasheet PDF文件第5页浏览型号5962-8853801GA的Datasheet PDF文件第6页浏览型号5962-8853801GA的Datasheet PDF文件第7页浏览型号5962-8853801GA的Datasheet PDF文件第8页  
a
FEATURES
High Slew Rate: 10 V/ s Min
Fast Settling Time: 0.9 s to 0.1% Type
Low Input Offset Voltage Drift: 10 V/ C Max
Wide Bandwidth: 3.5 MHz Min
Temperature-Compensated Input Bias Currents
Guaranteed Input Bias Current: 18 nA Max (125 C)
Bias Current Specified Warmed Up over Temperature
Low Input Noise Current: 0.01 pA/
÷
Hz
Type
High Common-Mode Rejection Ratio 86 dB Min
Pin Compatible with Standard Dual Pinouts
Models with MIL-STD-883 Class B Processing Available
Dual Precision JFET-Input
Operational Amplifier
OP215
GENERAL DESCRIPTION
The OP215 offers the proven JFET-input performance advantages
of high speed and low input bias current with the tracking and
convenience advantages of a dual op amp configuration.
Low input offset voltages, low input currents, and low drift are
featured in these high-speed amplifiers.
On-chip zener-zap trimming is used to achieve low V
OS,
while a
bias-current compensation scheme gives a low input bias current
at elevated temperature. Thus, the OP215 features an input bias
current of 1.4 nA at 70∞C ambient (not junction) temperature
which greatly extends the application usefulness of this device.
Applications include high-speed amplifiers for current output
DACs, active filters, sample-and-hold buffers, and photocell
amplifiers. For additional precision JFET op amps, see the
OP249 and AD712 data sheets.
V+
Q5
J5
Q6
R3
NULL
Q7
R8
J8 J7
R7
Q10
NULL
Q9
J6
Q19
NOTE
R7, R8 ARE ELECTRONICALLY ADJUSTED
ON-CHIP FOR MINIMUM OFFSET VOLTAGE
R1
Q8
NOMINV
INPUT+
J1
J2
–INV J11
INPUT
Q1
Q12
Q11
J4
7.4
pF
V–
R9
R4
R5
3.6
k
Q16
Q3
Q4
Q24
C2
Q17
7.4pF
Q2
OUTPUT
Q18
R6
3.6k
J10
Q14
J9
Q15
Q21
Q20
R11
Q23
Q25
R10
R13
Q22
R2
J3
C1
Q13
R12
Figure 1. Simplified Schematic (1/2 OP215)
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 2002