欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD9203ARU 参数 Datasheet PDF下载

AD9203ARU图片预览
型号: AD9203ARU
PDF下载: 下载PDF文件 查看货源
内容描述: 10位, 40 MSPS , 3 V , 74毫瓦的A / D转换器 [10-Bit, 40 MSPS, 3 V, 74 mW A/D Converter]
分类和应用: 转换器光电二极管
文件页数/大小: 19 页 / 219 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD9203ARU的Datasheet PDF文件第1页浏览型号AD9203ARU的Datasheet PDF文件第3页浏览型号AD9203ARU的Datasheet PDF文件第4页浏览型号AD9203ARU的Datasheet PDF文件第5页浏览型号AD9203ARU的Datasheet PDF文件第6页浏览型号AD9203ARU的Datasheet PDF文件第7页浏览型号AD9203ARU的Datasheet PDF文件第8页浏览型号AD9203ARU的Datasheet PDF文件第9页  
AD9203–SPECIFICATIONS
Parameter
RESOLUTION
MAX CONVERSION RATE
PIPELINE DELAY
DC ACCURACY
Differential Nonlinearity
Integral Nonlinearity
Offset Error
Gain Error
ANALOG INPUT
Input Voltage Range
Input Capacitance
Aperture Delay
Aperture Uncertainty (Jitter)
Input Bandwidth (–3 dB)
Input Referred Noise
INTERNAL REFERENCE
Output Voltage (0.5 V Mode)
Output Voltage (1 V Mode)
Output Voltage Tolerance (1 V Mode)
Load Regulation
POWER SUPPLY
Operating Voltage
Analog Supply Current
Digital Supply Current
Power Consumption
Power-Down
Power Supply Rejection Ratio
DYNAMIC PERFORMANCE
(AIN = 0.5 dBFS)
Signal-to-Noise and Distortion
f = 4.8 MHz
f = 20 MHz
Effective Bits
f = 4.8 MHz
f = 20 MHz
Signal-to-Noise Ratio
f = 4.8 MHz
f = 20 MHz
Total Harmonic Distortion
f = 4.8 MHz
f = 20 MHz
Spurious Free Dynamic Range
f = 4.8 MHz
f = 20 MHz
Two-Tone Intermodulation Distortion
Differential Phase
Differential Gain
DIGITAL INPUTS
High Input Voltage
Low Input Voltage
Clock Pulsewidth High
Clock Pulsewidth Low
Clock Period
2
P
D
PSRR
DNL
INL
E
ZS
E
FS
AIN
C
IN
T
AP
T
AJ
BW
F
S
Symbol
(AVDD = +3 V, DRVDD = +3 V, F
S
= 40 MSPS, input span from 0.5 V to 2.5 V, Internal 1 V
Reference, PWRCON = AVDD, 50% clock duty cycle, T
MIN
to T
MAX
unless otherwise noted.)
Min
Typ
10
40
5.5
±
0.25
±
0.65
±
0.6
±
0.7
1
1.4
2.0
1.2
390
0.3
0.5
1
±
5
0.65
2.7
2.7
3.0
3.0
20.1
4.4
9.5
74
88.8
0.65
0.04
±
0.7
±
1.4
±
2.8
±
4.0
2
Max
Units
Bits
MSPS
Clock Cycles
LSB
LSB
% FSR
% FSR
V p-p
pF
ns
ps rms
MHz
mV
V
V
mV
mV
V
V
mA
mA
mA
mW
mW
mW
% FS
Conditions
Switched, Single-Ended
VREF
VREF
REFSENSE = VREF
REFSENSE = GND
1.0 mA Load
±
30
1.2
3.6
3.6
22.0
6.0
14.0
84.0
108.0
1.2
±
0.25
AVDD
DRVDD
IAVDD
IDRVDD
f
IN
= 4.8 MHz, Output Bus Load = 10 pF
f
IN
= 20 MHz, Output Bus Load = 20 pF
f
IN
= 4.8 MHz, Output Bus Load = 10 pF
f
IN
= 20 MHz, Output Bus Load = 20 pF
SINAD
57.2
ENOB
9.2
SNR
57.5
THD
–76.0
–74.0 –65.0
SFDR
67.8
IMD
DP
DG
V
IH
V
IL
2.0
0.4
11.25
11.25
25
80
78
68
0.2
0.3
dB
dB
dB
Degree
%
V
V
ns
ns
ns
dB
dB
60.0
59.5
dB
dB
9.6
9.55
Bits
Bits
59.7
59.3
dB
dB
Note 1
Note 1
Note 1
Note 1
f = 44.49 MHz and 45.52 MHz
NTSC 40 IRE Ramp
–2–
REV. 0