快速发布采购 管理采购信息

OP27 PDF Datasheet浏览和下载

型号.:
OP27
PDF下载:
下载PDF文件
内容描述:
低噪声,高精度运算放大器
[Low-Noise, Precision Operational Amplifier]
文件大小:
366 K
文件页数:
16 Pages
品牌Logo:
品牌名称:
AD [ ANALOG DEVICES ]
  • 供货商
  • IC型号
  • 厂家
  • 批号
  • 数量
  • 封装
  • 单价/备注
  • 操作
 浏览型号OP27的Datasheet PDF文件第2页浏览型号OP27的Datasheet PDF文件第3页浏览型号OP27的Datasheet PDF文件第4页浏览型号OP27的Datasheet PDF文件第5页浏览型号OP27的Datasheet PDF文件第6页浏览型号OP27的Datasheet PDF文件第7页浏览型号OP27的Datasheet PDF文件第8页浏览型号OP27的Datasheet PDF文件第9页 
a
FEATURES
Low Noise: 80 nV p-p (0.1 Hz to 10 Hz), 3 nV/
Hz
Low Drift: 0.2 V/ C
High Speed: 2.8 V/ s Slew Rate, 8 MHz Gain
Bandwidth
Low V
OS
: 10 V
Excellent CMRR: 126 dB at V
CM
of
±11
V
High Open-Loop Gain: 1.8 Million
Fits 725, OP07, 5534A Sockets
Available in Die Form
GENERAL DESCRIPTION
Low-Noise, Precision
Operational Amplifier
OP27
PIN CONNECTIONS
TO-99
(J-Suffix)
BAL
BAL 1
–IN 2
+IN 3
V+
OUT
NC
OP27
The OP27 precision operational amplifier combines the low
offset and drift of the OP07 with both high speed and low noise.
Offsets down to 25
µV
and drift of 0.6
µV/°C
maximum make
the OP27 ideal for precision instrumentation applications.
Exceptionally low noise, e
n
= 3.5 nV/√Hz, at 10 Hz, a low 1/f
noise corner frequency of 2.7 Hz, and high gain (1.8 million),
allow accurate high-gain amplification of low-level signals. A
gain-bandwidth product of 8 MHz and a 2.8 V/µsec slew rate
provides excellent dynamic accuracy in high-speed, data-
acquisition systems.
A low input bias current of
±
10 nA is achieved by use of a
bias-current-cancellation circuit. Over the military temperature
range, this circuit typically holds I
B
and I
OS
to
±20
nA and 15 nA,
respectively.
The output stage has good load driving capability. A guaranteed
swing of
±
10 V into 600
and low output distortion make the
OP27 an excellent choice for professional audio applications.
(Continued on page 7)
4V– (CASE)
NC = NO CONNECT
8-Pin Hermetic DIP
(Z-Suffix)
Epoxy Mini-DIP
(P-Suffix)
8-Pin SO
(S-Suffix)
V
OS
TRIM
1
–IN
2
+IN
3
V–
4
8
OP27
V
OS
TRIM
7
V+
6
OUT
5
NC
NC = NO CONNECT
V+
R3
Q6
R1*
1
8
R4
R2*
C2
Q22
Q21
R23
Q23
R24
Q24
R9
Q20
Q1A
NONINVERTING
INPUT (+)
Q3
INVERTING
INPUT (–)
*
R1 AND R2 ARE PERMANENTLY
ADJUSTED AT WAFER TEST FOR
MINIMUM OFFSET VOLTAGE.
V–
Q11
Q12
Q27
Q28
Q26
Q45
Q1B
Q2B
Q2A
R5
C3
R12
C4
Q19
OUTPUT
C1
Q46
V
OS
ADJ.
Figure 1. Simplified Schematic
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 2002