欢迎访问ic37.com |
会员登录 免费注册
发布采购

ACT-F512K32N-060P3Q 参数 Datasheet PDF下载

ACT-F512K32N-060P3Q图片预览
型号: ACT-F512K32N-060P3Q
PDF下载: 下载PDF文件 查看货源
内容描述: ACT- F512K32高速16兆位闪存多芯片模块 [ACT-F512K32 High Speed 16 Megabit FLASH Multichip Module]
分类和应用: 闪存内存集成电路
文件页数/大小: 20 页 / 239 K
品牌: AEROFLEX [ AEROFLEX CIRCUIT TECHNOLOGY ]
 浏览型号ACT-F512K32N-060P3Q的Datasheet PDF文件第2页浏览型号ACT-F512K32N-060P3Q的Datasheet PDF文件第3页浏览型号ACT-F512K32N-060P3Q的Datasheet PDF文件第4页浏览型号ACT-F512K32N-060P3Q的Datasheet PDF文件第5页浏览型号ACT-F512K32N-060P3Q的Datasheet PDF文件第6页浏览型号ACT-F512K32N-060P3Q的Datasheet PDF文件第7页浏览型号ACT-F512K32N-060P3Q的Datasheet PDF文件第8页浏览型号ACT-F512K32N-060P3Q的Datasheet PDF文件第9页  
ACT–F512K32 High Speed
16 Megabit FLASH Multichip Module
CIRCUIT TECHNOLOGY
Features
4 Low Power 512K x 8 FLASH Die in One MCM
www.aeroflex.com
Package
TTL Compatible Inputs and CMOS Outputs
Access Times of 60, 70, 90, 120 and 150ns
+5V Programing, 5V ±10% Supply
100,000 Erase/Program Cycles
Low Standby Current
Page Program Operation and Internal Program
Control Time
Sector Architecture (Each Die)
8 Equal size sectors of 64K bytes each
Any Combination of Sectors can be erased with
one command sequence
Supports full chip erase
Embedded Erase and Program Algorithms
MIL-PRF-38534 Compliant MCMs Available
Industry Standard Pinouts
Packaging – Hermetic Ceramic
68 Lead, .88" x .88" x .160" Single-Cavity Small
Outline gull wing, Aeroflex code# "F5"
(Drops into
the 68 Lead JEDEC .99"SQ CQFJ footprint)
66 Pin, 1.08" x 1.08" x .160" PGA Type, No
Shoulder, Aeroflex code# "P3"
66 Pin, 1.08" x 1.08" x .185" PGA Type, With
Shoulder, Aeroflex code# "P7"
Internal Decoupling Capacitors for Low Noise
Operation
Commercial, Industrial and Military Temperature
Ranges
DESC SMD# 5962–94612
Released (P3,P7,F5)
Block Diagram – PGA Type Package(P3,P7) & CQFP(F5)
General Description
The ACT–F512K32 is a high
speed, 16 megabit CMOS flash
multichip
module
(MCM)
designed for full temperature
range military, space, or high
reliability applications.
The MCM can be organized
as a 512K x 32bits, 1M x 16bits
or 2M x 8bits device and is input
TTL
and
output
CMOS
compatible.
The
command
register is written by bringing
WE to a logic low level (V
IL
),
while CE is low and OE is at
logic high level (V
IH
)
. Reading is
accomplished by chip Enable
(CE) and Output Enable (OE)
being logically active, see
Figure 9. Access time grades of
60ns, 70ns, 90ns, 120ns and
150ns maximum are standard.
The
ACT–F512K32
is
packaged in a hermetically
WE
1
CE
1
WE
2
CE
2
WE
3
CE
3
WE
4
CE
4
OE
A
0
A
18
512Kx8
512Kx8
512Kx8
512Kx8
8
I/O
0-7
8
I/O
8-15
8
I/O
16-23
8
I/O
24-31
Pin Description
I/O
0-31
Data I/O
A
0–18
Address Inputs
WE
1-4
Write Enables
CE
1-4
OE
V
CC
GND
NC
Chip Enables
Output Enable
Power Supply
Ground
Not Connected
eroflex Circuit Technology - Advanced Multichip Modules © SCD1665 REV B 6/29/01