欢迎访问ic37.com |
会员登录 免费注册
发布采购

ACT-F512K8N-060P4Q 参数 Datasheet PDF下载

ACT-F512K8N-060P4Q图片预览
型号: ACT-F512K8N-060P4Q
PDF下载: 下载PDF文件 查看货源
内容描述: ACT- F512K8高速4兆位单片闪存 [ACT-F512K8 High Speed 4 Megabit Monolithic FLASH]
分类和应用: 闪存内存集成电路
文件页数/大小: 21 页 / 151 K
品牌: AEROFLEX [ AEROFLEX CIRCUIT TECHNOLOGY ]
 浏览型号ACT-F512K8N-060P4Q的Datasheet PDF文件第2页浏览型号ACT-F512K8N-060P4Q的Datasheet PDF文件第3页浏览型号ACT-F512K8N-060P4Q的Datasheet PDF文件第4页浏览型号ACT-F512K8N-060P4Q的Datasheet PDF文件第5页浏览型号ACT-F512K8N-060P4Q的Datasheet PDF文件第6页浏览型号ACT-F512K8N-060P4Q的Datasheet PDF文件第7页浏览型号ACT-F512K8N-060P4Q的Datasheet PDF文件第8页浏览型号ACT-F512K8N-060P4Q的Datasheet PDF文件第9页  
ACT–F512K8 High Speed
4 Megabit Monolithic FLASH
CIRCUIT TECHNOLOGY
Features
s
s
s
s
s
s
s
s
s
s
s
www.aeroflex.com
s
s
Low Power Monolithic 512K x 8 FLASH
TTL Compatible Inputs and CMOS Outputs
Access Times of 60, 70, 90, 120 and 150ns
+5V Programing, 5V
±10%
Supply
100,000 Erase / Program Cycles
Low Standby Current
Page Program Operation and Internal
Program Control Time
Supports Full Chip Erase
Embedded Erase and Program Algorithms
Supports Full Chip Erase
MIL-PRF-38534 Compliant Circuits Available
Industry Standard Pinouts
Packaging – Hermetic Ceramic
32 Lead, 1.6" x .6" x .20" Dual-in-line Package (DIP),
Aeroflex code# "P4"
q
32 Lead, .82" x .41" x .11" Ceramic Flat Package
(FP), Aeroflex code# "F6"
q
32 Lead, .82" x .41" x .132" Ceramic Flat Package
(FP Lead Formed), Aeroflex code# "F7"
q
s
Sector Architecture
8 Equal size sectors of 64K bytes each
q
Any Combination of Sectors c
can be erased with one
command sequence.
q
s
s
Commercial, Industrial and Military
Temperature Ranges
DESC SMD Pending
5962-96692 (P4,F6,F7)
Block Diagram – DIP (P4) & Flat Packages (F6,F7)
CE
WE
OE
A
0
– A
18
Vss
512Kx8
Vcc
8
I/O
0-7
Pin Description
I/O
0-7
Data I/O
General Description
The ACT–F512K8 is a high
speed, 4 megabit CMOS
monolithic
Flash
module
designed for full temperature
range military, space, or high
reliability applications.
This device is input TTL and
output CMOS compatible. The
command register is written by
bringing WE to a logic low level
(V
IL
), while CE is low and OE is
at logic high level (V
IH
)
. Reading
is accomplished by chip Enable
(CE) and Output Enable (OE)
being logically active, see
Figure 9. Access time grades of
60ns, 70ns, 90ns, 120ns and
150ns maximum are standard.
The
ACT–F512K8
is
available
in a
choice of
A
0–18
Address Inputs
WE
CE
OE
V
CC
V
SS
NC
Write Enable
Chip Enable
Output Enable
Power Supply
Ground
Not Connected
eroflex Circuit Technology - Advanced Multichip Modules © SCD1668 REV A 4/28/98