Data Sheet
January 1999
Quad Differential Drivers
BDG1A, BDP1A, BDGLA, BPNGA, BPNPA, and BPPGA
Features
s
Pin-equivalent to the general-trade 26LS31 device,
with improved speed, reduced power consumption,
and significantly lower levels of EMI
Four line drivers per package
Meets ESDI standards
2.0 ns maximum propagation delay
Single 5.0 V
±
10% supply
Operating temperature range:
−40
°C to +125 °C
(wider than the 41 Series)
400 Mbits/s maximum data rate
Logic to convert TTL input logic levels to differen-
tial, pseudo-ECL output logic levels
No line loading when V
CC
= 0 (BDG1A, BDP1A
only)
High output driver for 50
Ω
loads
<0.2 ns output skew (typical)
On-chip 220
Ω
loads available
Third-state outputs available
Surge-protection to ±60 V for 10 ms available
(BPNGA, BPNPA, BPPGA)
Available in four package types
ESD performance better than the 41 Series
Lower power requirement than the 41 Series
26LS31, but offer increased speed, decreased power
consumption, and significantly lower levels of electro-
magnetic interference (EMI). They replace the Agere
41 Series drivers.
The BDG1A device is the generic driver in this family
and requires the user to supply external resistors on
the circuit board for impedance matching.
The BDGLA is a low-power version of the BDG1A,
reducing the power requirement by more than one
half. The BDGLA features a 3-state output with a typ-
ical third-state level of 0.2 V.
The BDP1A is equivalent to the BDG1A but has
220
Ω
termination resistors to ground on each driver
output. This eliminates the need for external pull-
down resistors when driving a 100
Ω
impedance line.
The BPNGA and BPNPA are equivalent to the
BDG1A and BDP1A, respectively, except that a light-
ning protection circuit has been added to the driver
outputs. This circuit will absorb large transitions on
the transmission lines without destroying the device.
The BPPGA combines the features of the BPNGA
and BPNPA. Two of the gates have their outputs ter-
minated to ground through 220
Ω
resistors while the
two remaining gates require external termination
resistors.
When the BDG1A and the BDP1A devices are pow-
ered down, the output circuit appears as an open cir-
cuit relative to the power supplies; hence, they will
not load the transmission line. For those circuits with
termination resistors, the line will remain impedance
matched when the circuit is powered down. The
BPNGA, BPNPA, BPPGA, and BDGLA will load the
transmission line, because of the protection circuit,
when the circuit is powered down.
The packaging options that are available for these
quad differential line drivers include a 16-pin DIP; a
16-pin, J-lead SOJ; a 16-pin, gull-wing SOIC; and a
16-pin, narrow-body, gull-wing SOIC.
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
Description
These quad differential drivers are TTL input-to-
pseudo-ECL-differential-output used for digital data
transmission over balanced transmission lines. All
devices in this family have four drivers with a single
enable control in a common package. These drivers
are compatible with many receivers, including the
Agere Systems Inc. 41 Series receivers and trans-
ceivers. They are pin equivalent to the general-trade
AGERE [ AGERE SYSTEMS ]
