欢迎访问ic37.com |
会员登录 免费注册
发布采购

OR3T125-6PS208I 参数 Datasheet PDF下载

OR3T125-6PS208I图片预览
型号: OR3T125-6PS208I
PDF下载: 下载PDF文件 查看货源
内容描述: 3C和3T现场可编程门阵列 [3C and 3T Field-Programmable Gate Arrays]
分类和应用: 现场可编程门阵列
文件页数/大小: 210 页 / 4391 K
品牌: AGERE [ AGERE SYSTEMS ]
 浏览型号OR3T125-6PS208I的Datasheet PDF文件第139页浏览型号OR3T125-6PS208I的Datasheet PDF文件第140页浏览型号OR3T125-6PS208I的Datasheet PDF文件第141页浏览型号OR3T125-6PS208I的Datasheet PDF文件第142页浏览型号OR3T125-6PS208I的Datasheet PDF文件第144页浏览型号OR3T125-6PS208I的Datasheet PDF文件第145页浏览型号OR3T125-6PS208I的Datasheet PDF文件第146页浏览型号OR3T125-6PS208I的Datasheet PDF文件第147页  
Data Sheet
June 1999
ORCA
Series 3C and 3T FPGAs
Input/Output Buffer Measurement Conditions
V
CC
GND
TO THE OUTPUT UNDER TEST
50 pF
TO THE OUTPUT UNDER TEST
1 kΩ
50 pF
A. Load Used to Measure Propagation Delay
Note: Switch to V
DD
for T
PLZ
/T
PZL
; switch to GND for T
PHZ
/T
PZH
.
B. Load Used to Measure Rising/Falling Edges
5-3234(F)
Figure 89. ac Test Loads
ts[i]
out[i]
PAD ac TEST LOADS (SHOWN ABOVE)
OUT
V
DD
out[i] V
DD
/2
V
SS
PAD 1.5 V
OUT 0.0 V
T
PLL
T
PHH
5-3233.a(F)
Figure 90. Output Buffer Delays
PAD
IN
in[i]
3.0 V
PAD IN 1.5 V
0.0 V
V
DD
in[i] V
DD
/2
V
SS
T
PLL
T
PHH
5-3235(F)
Figure 91. Input Buffer Delays
Lucent Technologies Inc.
143