欢迎访问ic37.com |
会员登录 免费注册
发布采购

R485WPAA 参数 Datasheet PDF下载

R485WPAA图片预览
型号: R485WPAA
PDF下载: 下载PDF文件 查看货源
内容描述: R485型光波接收器与时钟恢复为2.488 Gb / s的应用 [R485-Type Lightwave Receiver with Clock Recovery for 2.488 Gbits/s Applications]
分类和应用: 电信集成电路异步传输模式ATM时钟
文件页数/大小: 10 页 / 130 K
品牌: AGERE [ AGERE SYSTEMS ]
 浏览型号R485WPAA的Datasheet PDF文件第2页浏览型号R485WPAA的Datasheet PDF文件第3页浏览型号R485WPAA的Datasheet PDF文件第4页浏览型号R485WPAA的Datasheet PDF文件第5页浏览型号R485WPAA的Datasheet PDF文件第6页浏览型号R485WPAA的Datasheet PDF文件第7页浏览型号R485WPAA的Datasheet PDF文件第8页浏览型号R485WPAA的Datasheet PDF文件第9页  
Advance Data Sheet, Rev. 1
October 2001
R485-Type Lightwave Receiver with Clock
Recovery for 2.488 Gbits/s Applications
s
Agere Systems Inc. Reliability and Qualification
Program for built-in quality
SONET/SDH compatible for OC-48/STM-16 data
rate
s
Applications
s
Telecommunications
— Inter- and intraoffice SONET/SDH
— Subscriber loop
— Metropolitan area networks
High-speed data communications
s
Manufactured in a low-profile, 24-pin package, the R485-Type
Receiver features either an avalanche or PIN photodetector, a
transimpedance amplifier, a limiting amplifier, and a clock and
data recovery IC.
Description
The R485-Type 2.5 Gbits/s lightwave receiver is
designed for use in SONET OC-48 and synchronous
digital hierarchy (SDH) STM-16 telecommunications
applications and high-speed data communications
applications. The receiver converts received optical
signals in the range of 1.2
µm
to 1.6
µm
wavelength
into differential data and clock outputs. The receiver
consists of either InGaAs APD or PIN photodetector
(depending on model selected), a transimpedance
amplifier, a limiting amplifier, and a clock and data
recovery IC (CDR). The CDR uses PLL technology to
extract the clock signal from the converted optical
signal. A TTL compatible link status flag signal indi-
cates when there is a loss of optical signal.
The receiver is manufactured in a low-profile, pig-
tailed, 24-pin plastic DIP package. It requires a sin-
gle, +5.0 V power supply. The APD version has the
added benefit of containing the high-voltage supply
internal to the receiver. This internal supply also pro-
vides the necessary temperature compensation for
the APD.
Features
s
s
s
s
s
Multisourced footprint
Internal APD bias supply
Differential data and clock outputs
APD and PIN versions
Typical sensitivity:
—APD, –32 dBm
—PIN, –23 dBm
Operation at 1.3
µm
or 1.55
µm
TTL link status flag
Wide operating case temperature range:
—APD, 0
°C
to +70
°C
—PIN, –40
°C
to +85
°C
Space-saving, self-contained, 24-pin DIP
s
s
s
s