欢迎访问ic37.com |
会员登录 免费注册
发布采购

TTSI002321BL-2-DB 参数 Datasheet PDF下载

TTSI002321BL-2-DB图片预览
型号: TTSI002321BL-2-DB
PDF下载: 下载PDF文件 查看货源
内容描述: 2K X 2K的时间时隙交换器 [2k x 2k Time-Slot Interchanger]
分类和应用:
文件页数/大小: 61 页 / 1017 K
品牌: AGERE [ AGERE SYSTEMS ]
 浏览型号TTSI002321BL-2-DB的Datasheet PDF文件第8页浏览型号TTSI002321BL-2-DB的Datasheet PDF文件第9页浏览型号TTSI002321BL-2-DB的Datasheet PDF文件第10页浏览型号TTSI002321BL-2-DB的Datasheet PDF文件第11页浏览型号TTSI002321BL-2-DB的Datasheet PDF文件第13页浏览型号TTSI002321BL-2-DB的Datasheet PDF文件第14页浏览型号TTSI002321BL-2-DB的Datasheet PDF文件第15页浏览型号TTSI002321BL-2-DB的Datasheet PDF文件第16页  
TSI-2
2k x 2k Time-Slot Interchanger
2.4 Ball Types
This table describes each type of input, output, and I/O ball used in the device.
Table 2-4. Ball Types
Type Label
I
I pd
I pu
O
O od
I/O
P
CMOS input, TTL switching thresholds.
CMOS input, TTL switching thresholds with internal pull-down resistor.
CMOS input, TTL switching thresholds with internal pull-up resistor.
CMOS output.
Open-drain output.
Description
Data Sheet, Revision 3
September 21, 2005
Bidirectional ball. CMOS input with TTL switching thresholds and CMOS output.
Power and ground.
2.5 Ball Definitions
This section describes the function of each of the device balls. The balls are listed by ball name. The static parameters (drive
currents, switching thresholds, etc.) for each ball type (input, output, etc.) are described in
through
Table 2-5. Timing Port
Ball Name Type
FSYNC
I
Name/Description
Frame Synchronization.
This signal indicates the beginning of a 125 µs frame event (8 kHz). The
FSYNC ball can be programmed as active-low or active-high, but its polarity is the same for all
concentration highway interfaces (CHI). FSYNC can be sampled on either the positive or negative
edge of CHICLK. Time-slot numbers and bit offsets for each CHI are assigned relative to the detection
of FSYNC.
Clock.
This is the master synchronous clock for the transmit and receive concentration highways. The
frequency can be 8.192 MHz or 16.384 MHz. It
must
be at least as fast as the highest CHI data rate.
Clock Speed.
Static control input that should be tied according to the frequency of CHICLK. If CHICLK
is connected to an 8.192 MHz source, CKSPD0 should be tied to V
SS
. If CHICLK is connected to a
16.384 MHz source, CKSPD0 should be tied to V
DD33
.
CHICLK
CKSPD0
I
I
CKSPD1
I pd
Clock Speed.
Reserved, leave disconnected. 20 kΩ pull-down resistor.
Table 2-6. Transmit and Receive Concentration Highways
Ball Name Type
RXD[31:0]
Name/Description
I pd
Receive Data [31:0].
Receive concentration highways. These are serial, synchronous data streams,
which may be individually programmed to operate at 2.048 Mbits/s, 4.096 Mbits/s, 8.192 Mbits/s, or
16.384 Mbits/s. They carry 32, 64, 128, or 256 time slots (respectively) each occupying eight
contiguous bits. 20 kΩ pull-down resistor.
O
Transmit Data [31:0].
These are output concentration highway data streams with data rate options
identical to the RXD inputs.
TXD[31:0]
12
Agere Systems Inc.