欢迎访问ic37.com |
会员登录 免费注册
发布采购

TTSI2K32T3BAL 参数 Datasheet PDF下载

TTSI2K32T3BAL图片预览
型号: TTSI2K32T3BAL
PDF下载: 下载PDF文件 查看货源
内容描述: 2048通道, 32 -公路时,时隙交换器 [2048-Channel, 32-Highway Time-Slot Interchanger]
分类和应用: 电信集成电路
文件页数/大小: 66 页 / 1214 K
品牌: AGERE [ AGERE SYSTEMS ]
 浏览型号TTSI2K32T3BAL的Datasheet PDF文件第2页浏览型号TTSI2K32T3BAL的Datasheet PDF文件第3页浏览型号TTSI2K32T3BAL的Datasheet PDF文件第4页浏览型号TTSI2K32T3BAL的Datasheet PDF文件第5页浏览型号TTSI2K32T3BAL的Datasheet PDF文件第6页浏览型号TTSI2K32T3BAL的Datasheet PDF文件第7页浏览型号TTSI2K32T3BAL的Datasheet PDF文件第8页浏览型号TTSI2K32T3BAL的Datasheet PDF文件第9页  
Preliminary Data Sheet
February 1999
TTSI2K32T
2048-Channel, 32-Highway Time-Slot Interchanger
Features
s
Applications
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
Thirty-two full-duplex, serial time-division multi-
plexed (TDM) highways.
Full availability, nonblocking 2048-channel time/
space switch.
2.048 Mbits/s (32 time slots), 4.096 Mbits/s (64
time slots), or 8.192 Mbits/s (128 time slots) data
rates, independently programmable per highway.
64 kbits/s granularity with optional 32 kbits/s (4-bit)
and 16 kbits/s (2-bit) subrate switching, selectable
per highway.
Low-latency mode for voice channels.
Frame integrity for wideband data applications.
Concentration highway interface (CHI) compatible
with the IOM2, GCI, K2, SLD,
MVIP
*, ST-Bus,
SC-Bus, and H.100.
Single highway clock and frame synchronization
input.
Independently programmable bit and byte offsets
with 1/4 bit resolution for all highways.
Capable of broadcasting data to the transmit high-
ways from a variety of sources including host data.
High-impedance control per time slot.
Software-compatible family of 1K, 2K, and 4K time-
slot interchangers.
Thirty-two independent high-impedance indicators
(output enables) for transmit highways, allowing
external drivers.
Direct access to device registers, connection store,
and data store via microprocessor interface.
IEEE
1149.1 boundary scan (JTAG).
Test-pattern generation and checking for on-line
system testing (PRBS, QRSS, or user-defined
byte).
User-accessible BIST for data and connection
stores.
3.3 V power supply with 5 V tolerant I/O.
Low-power, high-density CMOS technology, and
TTL compatible switching thresholds.
217-pin PBGA package.
–40
°C
to +85
°C
operating temperature range.
Small and medium digital switch matrices.
Computer telephony integration (CTI).
Access concentrators.
PABX.
Cellular infrastructure.
ISP modem banks.
T1/E1 multiplexers.
Digital cross connects.
Digital loop carriers.
Multiport DS1/E1 service cards.
LAN/WAN gateways.
TDM highway data rate adaptation.
Description
The TTSI2K32T Time-Slot Interchanger (TSI)
switches data between 32 full-duplex, serial, time-
division multiplexed highways. The TTSI2K32T can
make any connection between 2048 input and output
time slots.
Each of the 32 transmit and 32 receive highways can
be independently programmed for data rate
(2.048 Mbits/s, 4.096 Mbits/s, or 8.192 Mbits/s) and
offset. The offset can range from 0 bits to 127 bytes
and 7 3/4 bits on a 8.192 Mbits/s highway. The
TTSI2K32T can perform rate adaptation between
varying speed highways as well.
The TTSI2K32T is configured via a microprocessor
interface with a demultiplexed address and data bus.
In addition to accessing the registers and connection
store, this interface can also be used to read
received time slots and specify user data for trans-
mission.
The TTSI2K32T ensures that interchanged time slots
retain their frame integrity. Frame integrity is required
for applications that switch wideband data (i.e., ISDN
H-channels). For voice applications where low delay
is important, a low-latency mode can be selected.
*
MVIP
is a registered trademark of Natural Microsystems Corpo-
ration.
IEEE
is a registered trademark of The Institute of Electrical and
Electronics Engineers, Inc.