欢迎访问ic37.com |
会员登录 免费注册
发布采购

16911A 参数 Datasheet PDF下载

16911A图片预览
型号: 16911A
PDF下载: 下载PDF文件 查看货源
内容描述: 逻辑分析仪 [Logic Analyzer]
分类和应用:
文件页数/大小: 35 页 / 1054 K
品牌: AGILENT [ AGILENT TECHNOLOGIES, LTD. ]
 浏览型号16911A的Datasheet PDF文件第8页浏览型号16911A的Datasheet PDF文件第9页浏览型号16911A的Datasheet PDF文件第10页浏览型号16911A的Datasheet PDF文件第11页浏览型号16911A的Datasheet PDF文件第13页浏览型号16911A的Datasheet PDF文件第14页浏览型号16911A的Datasheet PDF文件第15页浏览型号16911A的Datasheet PDF文件第16页  
Agilent 16950B and 16951B Specifications and Characteristics  
shows the key differences for the  
16950 series modules. All other  
specifications and characteristics  
are the same.  
16950 Series module connections:  
16950 Series module overview  
The 16950A, 16950B and 16951B  
are all compatible with the 16900  
Series mainframes. This table  
• You can combine up to five  
16951Bs in a multiple-card set.  
The combined set will have  
256 M memory depth across  
all channels.  
16951B  
16950B  
16950A  
State speed  
667 MHz  
667 MHz  
600 MHz  
• You can combine up to five  
16950Bs in a multiple-card set.  
The combined set will default  
to the lowest memory depth in  
the set.  
Max data rate  
667 Mb/s (DDR)  
1066 Mb/s  
(Dual sample)  
667 Mb/s (DDR)  
1066 Mb/s  
(Dual sample)  
600 Mb/s (DDR)  
800 Mb/s  
(Dual sample)  
Memory depth  
256 M  
1 M to 64 M  
256 K to 64 M  
600 ps typical  
• You can combine any  
combination of 16753A,  
16754A, 16755A, 16756A, and  
16950As in a multiple-card set.  
The combined set will default  
to the lowest memory depth in  
the set.  
Minimum eye width in  
system under test  
550 ps typical  
550 ps typical  
Minimum time between  
active clock edges  
1.50 ns (667 Mb/s  
state mode)  
1.50 ns (667 Mb/s  
state mode)  
1.67 ns (600 Mb/s  
state mode)  
Minimum state clock  
pulse width  
1.50 ns  
1.50 ns  
1.67 ns  
Module Channel Counts  
1-card module  
State Analysis  
Timing Analysis  
64 data ꢀ 4 clocks  
132 data ꢀ 4 clocks  
200 data ꢀ 4 clocks  
268 data ꢀ 4 clocks  
336 data ꢀ 4 clocks  
68  
2-card module  
136  
204  
272  
340  
3-card module  
4-card module  
5-card module  
Probes  
A probe must be used to connect the logic analyzer to your target system. For specifications and characteristics of a particular probe,  
see the documentation that is supplied with your probe or search for the probe’s model number in this help system or at www.agilent.com.  
Timing Zoom  
Timing analysis sample rate  
4 GHz  
Time interval accuracy  
Within a pod pair  
(1.0 ns ꢀ 0.01ꢁ of time interval reading)  
Between pod pairs  
(1.75 ns ꢀ 0.01ꢁ of time interval reading)  
Memory depth  
Trigger position  
64 K samples  
Start, center, end, or user-defined  
750 ps  
Minimum data pulse width  
12