欢迎访问ic37.com |
会员登录 免费注册
发布采购

A3980KLP 参数 Datasheet PDF下载

A3980KLP图片预览
型号: A3980KLP
PDF下载: 下载PDF文件 查看货源
内容描述: 汽车DMOS细分驱动器与翻译 [Automotive DMOS Microstepping Driver with Translator]
分类和应用: 驱动器运动控制电子器件信号电路光电二极管电动机控制
文件页数/大小: 18 页 / 512 K
品牌: ALLEGRO [ ALLEGRO MICROSYSTEMS ]
 浏览型号A3980KLP的Datasheet PDF文件第2页浏览型号A3980KLP的Datasheet PDF文件第3页浏览型号A3980KLP的Datasheet PDF文件第4页浏览型号A3980KLP的Datasheet PDF文件第5页浏览型号A3980KLP的Datasheet PDF文件第6页浏览型号A3980KLP的Datasheet PDF文件第7页浏览型号A3980KLP的Datasheet PDF文件第8页浏览型号A3980KLP的Datasheet PDF文件第9页  
A3980
Automotive DMOS Microstepping Driver with Translator
Package LP
SENSE1
SR
DIR
OUT1A
PFD
RC1
AGND
REF
RC2
1
2
3
4
VBB1 28 VBB1
27 SLEEP
26 ENABLE
25 OUT1B
Data Sheet
26184.26A
The A3980 is a complete microstepping motor driver with built-in
translator for easy operation. It is designed to operate bipolar stepper
motors in full-, half-, eighth-, and sixteenth-step modes, at up to 35 V
and ±1 A. The A3980 includes a
xed off-time current regulator which
has the ability to operate in slow, fast, or mixed decay modes. This
results in reduced audible motor noise, increased step accuracy, and
reduced power dissipation.
The translator is the key to the easy implementation of the A3980.
Simply inputting one pulse on the step input drives the motor one
microstep. There are no phase sequence tables, high frequency control
lines, or complex interfaces to program. The A3980 interface is an ideal
t for applications where a complex µP is unavailable or overburdened.
Internal synchronous rectification control circuitry is provided to
improve power dissipation during PWM operation.
Internal circuit protection includes: thermal shutdown with hysteresis,
overvoltage lockout (OVLO), undervoltage lockout (UVLO), and
crossover current protection. Special power-up sequencing is not
required. In addition, two diagnostic fault
ags provide indication of
shorts or opens on the motor windings.
The A3980 is supplied in a low-profile (1.1 mm) 28L TSSOP with
exposed thermal pad (part number suffix
LP).
PWM
Timer
5
6
7
8
9
24 CP2
Translator
& Control Logic
Charge
Pump
Reg
23 CP1
22 VCP
21 PGND
20 VREG
19 STEP
18 OUT2B
17 FF2
16 FF1
÷
8
VDD 10 VDD
OUT2A 11
MS2 12
MS1 13
SENSE2 14
VBB2 15 VBB2
Approximate Scale 1:1
ABSOLUTE MAXIMUM RATINGS
Load Supply Voltage, 500 ms,V
BB
.....................50
V
Logic Supply Voltage, V
DD
................................7.0
V
Logic Input Voltage
V
IN
.................................
–0.3 V to V
DD
+ 0.3 V
(t
W
< 30 ns) .......................
–1.0 V to V
DD
+ 1 V
Sense Voltage, V
SENSE
.......................................0.5
V
Reference Voltage, V
REF
……….............
0 V to V
DD
Package Power Dissipation (T
A
= +25ºC), P
D
"High-K" PCB
1
..............................R
θJA
28ºC/W
Typical PCB
2
..................................R
θJA
38ºC/W
Operating Temperature Range
Junction Temperature, T
J
...........–40°C
to +150°C
Storage Temperature, T
S
..........–55°C
to +150°C
1
Measured on a JEDEC-standard "High-K" 4-layer PCB.
2
Measured on a typical two-sided PCB with 3 in.
2
copper
FEATURES
Typical application up to ±1 A, 35 V output rating
Low R
DS(ON)
outputs, 0.67
source, 0.54
sink typical
Automatic current decay mode detection/selection
3.0 V to 5.5 V logic supply voltage range
Mixed, fast, and slow current decay modes
Synchronous rectification for low power dissipation
Internal OVLO, UVLO, and thermal shutdown circuitry
Crossover current protection
Short to supply/ground and short/open load diagnostics
APPLICATIONS
Automotive stepper motors
Engine management
Headlamp positioning
Use the following complete part number when ordering:
Part Number
A3980KLP
Package
28-pin, TSSOP
Description
Exposed thermal pad
ground area.