欢迎访问ic37.com |
会员登录 免费注册
发布采购

A3983SLPTR-T 参数 Datasheet PDF下载

A3983SLPTR-T图片预览
型号: A3983SLPTR-T
PDF下载: 下载PDF文件 查看货源
内容描述: DMOS细分驱动器与翻译 [DMOS Microstepping Driver with Translator]
分类和应用: 驱动器运动控制电子器件信号电路光电二极管电动机控制
文件页数/大小: 11 页 / 450 K
品牌: ALLEGRO [ ALLEGRO MICROSYSTEMS ]
 浏览型号A3983SLPTR-T的Datasheet PDF文件第2页浏览型号A3983SLPTR-T的Datasheet PDF文件第3页浏览型号A3983SLPTR-T的Datasheet PDF文件第4页浏览型号A3983SLPTR-T的Datasheet PDF文件第5页浏览型号A3983SLPTR-T的Datasheet PDF文件第6页浏览型号A3983SLPTR-T的Datasheet PDF文件第7页浏览型号A3983SLPTR-T的Datasheet PDF文件第8页浏览型号A3983SLPTR-T的Datasheet PDF文件第9页  
A3983
DMOS Microstepping Driver with Translator
Features and Benefits
Low R
DS(ON)
outputs
Automatic current decay mode detection/selection
Mixed and Slow current decay modes
Synchronous rectification for low power dissipation
Internal UVLO and thermal shutdown circuitry
Crossover-current protection
Description
The A3983 is a complete microstepping motor driver with
built-in translator for easy operation. It is designed to operate
bipolar stepper motors in full-, half-, quarter-, and eighth-step
modes, with an output drive capacity of up to 35 V and ±2 A.
The A3983 includes a fixed off-time current regulator which
has the ability to operate in Slow or Mixed decay modes.
The translator is the key to the easy implementation of the
A3983. Simply inputting one pulse on the STEP input drives
the motor one microstep. There are no phase sequence tables,
high frequency control lines, or complex interfaces to program.
The A3983 interface is an ideal fit for applications where a
complex microprocessor is unavailable or is overburdened.
The chopping control in the A3983 automatically selects the
current decay mode (Slow or Mixed). When a signal occurs at
the STEP input pin, the A3983 determines if that step results
in a higher or lower current in each of the motor phases. If
the change is to a higher current, then the decay mode is set to
Slow decay. If the change is to a lower current, then the current
decay is set to Mixed (set initially to a fast decay for a period
amounting to 31.25% of the fixed off-time, then to a slow
decay for the remainder of the off-time). This current decay
Continued on the next page…
Package: 24-pin TSSOP with exposed thermal pad
(suffix LP)
Not to scale
Functional Block Diagram
0.22
μF
VREG
ROSC
CP1
0.1
μF
CP2
VDD
Current
Regulator
OSC
Charge
Pump
VCP
0.1
μF
DMOS Full Bridge
REF
DAC
VBB1
OUT1A
OUT1B
PWM Latch
Blanking
Mixed Decay
SENSE1
Gate
Drive
R
S1
VBB2
STEP
DIR
RESET
MS1
MS2
PWM Latch
Blanking
Mixed Decay
DAC
Translator
Control
Logic
DMOS Full Bridge
OUT2A
OUT2B
ENABLE
SLEEP
SENSE2
R
S2
V
REF
26184.29B