6259
ADVANCE INFORMATION
(Subject to change without notice)
January 24, 2000
POWER
GROUND
LOGIC
SUPPLY
S
0
(LSB)
OUT
0
OUT
1
OUT
2
OUT
3
S
1
LOGIC
GROUND
POWER
GROUND
1
2
3
4
V
DD
20
19
18
17
POWER
GROUND
CLEAR
DATA
OUT
7
OUT
6
OUT
5
OUT
4
ENABLE
S
2
(MSB)
POWER
GROUND
8-BIT ADDRESSABLE
DMOS POWER DRIVER
The A6259KA and A6259KLW combine a 3-to-8 line CMOS
decoder and accompanying data latches, control circuitry, and DMOS
outputs in a multi-functional power driver capable of storing single-line
data in the addressable latches or use as a decoder or demuliplexer.
Driver applications include relays, solenoids, and other medium-current
or high-voltage peripheral power loads.
The CMOS inputs and latches allow direct interfacing with micro-
processor-based systems. Use with TTL may require appropriate pull-
up resistors to ensure an input logic high. Four modes of operation are
selectable with the CLEAR and ENABLE inputs.
The addressed DMOS output inverts the DATA input with all
unaddressed outputs remaining in their previous states. All of the output
drivers are disabled (the DMOS sink drivers turned off) with the
CLEAR input low and the ENABLE input high. The A6259KA/KLW
DMOS open-drain outputs are capable of sinking up to 750 mA. Similar
devices with reduced r
DS(on)
are available as the A6A259.
The A6259KA is furnished in a 20-pin dual in-line plastic package.
The A6259KLW is furnished in a 20-lead wide-body, small-outline
plastic package (SOIC) with gull-wing leads for surface-mount applica-
tions. Copper lead frames, reduced supply current requirements, and
low on-state resistance allow both devices to sink 150 mA from all
outputs continuously, to ambient temperatures over 85°C.
Data Sheet
26186.120
DECODER LOGIC
LATCHES
LATCHES
5
6
7
8
9
10
16
15
14
EN
13
12
11
Dwg. PP-050-2
Note that the A6259KA (DIP) and the A6259KLW
(SOIC) are electrically identical and share a
common terminal number assignment.
ABSOLUTE MAXIMUM RATINGS
at T
A
= 25
°
C
Output Voltage, V
O
............................
50 V
Output Drain Current,
Continuous, I
O
......................
250 mA*
Peak, I
OM
.............................
750 mA*†
Peak, I
OM
...................................
2.0 A†
Single-Pulse Avalanche Energy,
E
AS
.............................................
75 mJ
Logic Supply Voltage, V
DD
..............
7.0 V
Input Voltage Range,
V
I
...............................
-0.3 V to +7.0 V
Package Power Dissipation,
P
D
.......................................
See Graph
Operating Temperature Range,
T
A
.............................
-40
°
C to +125
°
C
Storage Temperature Range,
T
S
.............................
-55
°
C to +150
°
C
*Each output, all outputs on.
† Pulse duration
≤
100
µs,
duty cycle
≤
2%.
Caution: These CMOS devices have input static
protection (Class 3) but are still susceptible to
damage if exposed to extremely high static
electrical charges.
FEATURES
s
50 V Minimum Output Clamp Voltage
s
250 mA Output Current (all outputs simultaneously)
s
1.3
Ω
Typical
r
DS(on)
s
Low Power Consumption
s
Replacements for TPIC6259N and TPIC6259DW
Always order by complete part number:
Part Number
Package
A6259KA
20-pin DIP
A6259KLW
20-lead SOIC
R
θJA
55°C/W
70°C/W
R
θJC
25°C/W
17°C/W
ALLEGRO [ ALLEGRO MICROSYSTEMS ]
