欢迎访问ic37.com |
会员登录 免费注册
发布采购

AS7C33256PFS18A-133TQC 参数 Datasheet PDF下载

AS7C33256PFS18A-133TQC图片预览
型号: AS7C33256PFS18A-133TQC
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3V 256K 】 16/18管道爆裂的同步SRAM [3.3V 256K 】 16/18 pipeline burst synchronous SRAM]
分类和应用: 存储内存集成电路静态存储器时钟
文件页数/大小: 11 页 / 215 K
品牌: ALSC [ ALLIANCE SEMICONDUCTOR CORPORATION ]
 浏览型号AS7C33256PFS18A-133TQC的Datasheet PDF文件第2页浏览型号AS7C33256PFS18A-133TQC的Datasheet PDF文件第3页浏览型号AS7C33256PFS18A-133TQC的Datasheet PDF文件第4页浏览型号AS7C33256PFS18A-133TQC的Datasheet PDF文件第5页浏览型号AS7C33256PFS18A-133TQC的Datasheet PDF文件第6页浏览型号AS7C33256PFS18A-133TQC的Datasheet PDF文件第7页浏览型号AS7C33256PFS18A-133TQC的Datasheet PDF文件第8页浏览型号AS7C33256PFS18A-133TQC的Datasheet PDF文件第9页  
March 2001
®
AS7C33256PFS16A
AS7C33256PFS18A
3.3V 256K
×
16/18 pipeline burst synchronous SRAM
Features
• Organization: 262,144 words × 16 or 18 bits
• Fast clock speeds to 166 MHz in LVTTL/LVCMOS
• Fast clock to data access: 3.5/3.8/4.0/5.0 ns
• Fast OE access time: 3.5/3.8/4.0/5.0 ns
• Fully synchronous register-to-register operation
• “Flow-through” mode
• Single-cycle deselect
- Dual-cycle deselect also available (AS7C33256PFD16A/
AS7C33256PFD18A)
• Pentium®
*
compatible architecture and timing
• Asynchronous output enable control
• Economical 100-pin TQFP package
• Byte write enables
• Multiple chip enables for easy expansion
• 3.3V core power supply
• 2.5V or 3.3V I/O operation with separate V
DDQ
• 30 mW typical standby power in power down mode
• NTD™
*
pipeline architecture available
(AS7C33256NTD16A/AS7C33256NTD18A)
Logic block diagram
LBO
CLK
ADV
ADSC
ADSP
A[17:0]
CLK
CS
CLR
Pin arrangement
256K × 16/18
Memory
array
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
Burst logic
Q
A6
A7
CE0
CE1
NC
NC
BWb
BWa
CE2
V
DD
V
SS
CLK
GWE
BWE
OE
ADSC
ADSP
ADV
A8
A9
18
D
CS
CLK
18
16 18
Address
register
NC
NC
NC
V
DDQ
V
SSQ
NC
NC
DQb
DQb
V
SSQ
V
DDQ
DQb
DQb
FT
V
DD
NC
V
SS
DQb
DQb
V
DDQ
V
SSQ
DQb
DQb
DQpb/NC
NC
V
SSQ
V
DDQ
NC
NC
NC
16/18 16/18
GWE
BW
b
BWE
BW
a
CE0
CE1
CE2
D
DQb
Q
Byte Write
registers
Byte Write
registers
CLK
D
CLK
D
DQa
Q
2
OE
Enable
Q
register
Enable
Q
delay
register
CE
CLK
Output
registers
CLK
Input
registers
CLK
ZZ
Power
down
D
CLK
OE
FT
DATA [17:0]
DATA [15:0]
Selection guide
AS7C33256PFS16A AS7C33256PFS16A AS7C33256PFS16A AS7C33256PFS16A
–166
–150
–133
–100
Units
Minimum cycle time
Maximum pipelined clock frequency
Maximum pipelined clock access time
Maximum operating current
Maximum standby current
Maximum CMOS standby current (DC)
*
6
166
3.5
475
130
30
6.7
150
3.8
450
110
30
LBO
A5
A4
A3
A2
A1
A0
NC
NC
V
SS
V
DD
NC
NC
A10
A11
A12
A13
A14
A15
A16
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
TQFP 14 × 20mm
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
A17
NC
NC
V
DDQ
V
SSQ
NC
DQpa/NC
DQa
DQa
V
SSQ
V
DDQ
DQa
DQa
VSS
NC
V
DD
ZZ
DQa
DQa
V
DDQ
V
SSQ
DQa
DQa
NC
NC
V
SSQ
V
DDQ
NC
NC
NC
Note: pins 24, 74 are NC for ×16.
7.5
133
4
425
100
30
10
100
5
325
90
30
ns
MHz
ns
mA
mA
mA
Pentium
®
is a registered trademark of Intel Corporation. NTD™ is a trademark of Alliance Semiconductor Corporation. All trademarks mentioned in this document are
the property of their respective owners.
3/14/01; V.1.0
Alliance Semiconductor
P. 1 of 11
Copyright © Alliance Semiconductor. All rights reserved.