欢迎访问ic37.com |
会员登录 免费注册
发布采购

AS7C4096A-15TIN 参数 Datasheet PDF下载

AS7C4096A-15TIN图片预览
型号: AS7C4096A-15TIN
PDF下载: 下载PDF文件 查看货源
内容描述: 5.0V 512K ×8 CMOS SRAM [5.0V 512K x 8 CMOS SRAM]
分类和应用: 内存集成电路静态存储器光电二极管ISM频段
文件页数/大小: 10 页 / 325 K
品牌: ALSC [ ALLIANCE SEMICONDUCTOR CORPORATION ]
 浏览型号AS7C4096A-15TIN的Datasheet PDF文件第1页浏览型号AS7C4096A-15TIN的Datasheet PDF文件第2页浏览型号AS7C4096A-15TIN的Datasheet PDF文件第3页浏览型号AS7C4096A-15TIN的Datasheet PDF文件第5页浏览型号AS7C4096A-15TIN的Datasheet PDF文件第6页浏览型号AS7C4096A-15TIN的Datasheet PDF文件第7页浏览型号AS7C4096A-15TIN的Datasheet PDF文件第8页浏览型号AS7C4096A-15TIN的Datasheet PDF文件第9页  
AS7C4096A
®
Read cycle (over the operating range)
2,8
Parameter
Read cycle time
Address access time
Chip enable (CE) access time
Output enable (OE) access time
Output hold from address change
CE Low to output in low Z
CE High to output in high Z
OE Low to output in low Z
OE High to output in high Z
Power up time
Power down time
Symbol
t
RC
t
AA
t
ACE
t
OE
t
OH
t
CLZ
t
CHZ
t
OLZ
t
OHZ
t
PU
t
PD
–10
Min
Max
10
3
3
0
0
10
10
5
5
5
10
–12
Min
Max
12
3
3
0
0
12
12
6
6
6
12
–15
Min
Max
15
3
3
0
0
15
15
6
7
7
15
–20
Min
Max
20
3
3
0
0
20
20
6
9
9
20
Unit Notes
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
4
3,4
3,4
3,4
3,4
3,4
3,4
2
2
Key to switching waveforms
Rising input
Falling input
Undefined/don’t care
Read waveform 1 (address controlled)
2,5,6,8
t
RC
Address
t
AA
D
OUT
Data valid
t
OH
Read waveform 2 (CE, OE controlled)
2,5,7,8
t
RC1
CE
t
OE
OE
t
OLZ
t
ACE
D
OUT
t
CLZ
Supply
current
t
PU
50%
Data valid
t
PD
50%
I
CC
I
SB
t
OHZ
t
CHZ
5/27/05, v. 1.1
Alliance Semiconductor
P. 4 of 10