欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1S40F1508C6ES 参数 Datasheet PDF下载

EP1S40F1508C6ES图片预览
型号: EP1S40F1508C6ES
PDF下载: 下载PDF文件 查看货源
内容描述: Stratix器件系列数据手册 [Stratix Device Family Data Sheet]
分类和应用:
文件页数/大小: 290 页 / 3583 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1S40F1508C6ES的Datasheet PDF文件第41页浏览型号EP1S40F1508C6ES的Datasheet PDF文件第42页浏览型号EP1S40F1508C6ES的Datasheet PDF文件第43页浏览型号EP1S40F1508C6ES的Datasheet PDF文件第44页浏览型号EP1S40F1508C6ES的Datasheet PDF文件第46页浏览型号EP1S40F1508C6ES的Datasheet PDF文件第47页浏览型号EP1S40F1508C6ES的Datasheet PDF文件第48页浏览型号EP1S40F1508C6ES的Datasheet PDF文件第49页  
Stratix Architecture  
TriMatrix memory consists of three types of RAM blocks: M512, M4K,  
and M-RAM blocks. Although these memory blocks are different, they  
can all implement various types of memory with or without parity,  
including true dual-port, simple dual-port, and single-port RAM, ROM,  
and FIFO buffers. Table 2–3 shows the size and features of the different  
RAM blocks.  
TriMatrix  
Memory  
Table 2–3. TriMatrix Memory Features (Part 1 of 2)  
M512 RAM Block M4K RAM Block M-RAM Block  
Memory Feature  
(32 × 18 Bits)  
(128 × 36 Bits) (4K × 144 Bits)  
Maximum  
(1)  
(1)  
(1)  
performance  
True dual-port  
memory  
v
v
v
Simple dual-port  
memory  
v
v
v
Single-port memory  
Shift register  
ROM  
v
v
v
v
v
v
v
v
v
v
v
v
(2)  
FIFO buffer  
v
v
v
v
Byte enable  
Parity bits  
v
v
v
Mixed clock mode  
Memory initialization  
Simple dual-port  
memory mixed width  
support  
v
v
v
v
True dual-port  
memory mixed width  
support  
v
Power-up conditions  
Outputs cleared  
Outputs cleared Outputs  
unknown  
Register clears  
Input and output  
registers  
Input and output Output registers  
registers  
Mixed-port read-  
during-write  
Unknown  
output/old data  
Unknown  
output/old data  
Unknown output  
Altera Corporation  
July 2005  
2–21  
Stratix Device Handbook, Volume 1