欢迎访问ic37.com |
会员登录 免费注册
发布采购

S3029A 参数 Datasheet PDF下载

S3029A图片预览
型号: S3029A
PDF下载: 下载PDF文件 查看货源
内容描述: SONET / SDH / ATM 155 Mbit / s的收发器QUAD [SONET/SDH/ATM 155 MBIT/S QUAD TRANSCEIVER]
分类和应用: 异步传输模式ATM
文件页数/大小: 11 页 / 88 K
品牌: AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
 浏览型号S3029A的Datasheet PDF文件第2页浏览型号S3029A的Datasheet PDF文件第3页浏览型号S3029A的Datasheet PDF文件第4页浏览型号S3029A的Datasheet PDF文件第5页浏览型号S3029A的Datasheet PDF文件第6页浏览型号S3029A的Datasheet PDF文件第7页浏览型号S3029A的Datasheet PDF文件第8页浏览型号S3029A的Datasheet PDF文件第9页  
®
DEVICE
SPECIFICATION
SONET/SDH/ATM 155 MBIT/S QUAD TRANSCEIVER
BiCMOS PECL CLOCK GENERATORTRANSCEIVER
SONET/SDH/ATM 155 MBIT/S QUAD
GENERAL DESCRIPTION
S3029
S3029
FEATURES
Complies with ANSI, Bellcore, and ITU-T
specifications for jitter tolerance, jitter generation
Five on-chip high frequency PLLs with
internal loop filters for clock recovery
Supports clock recovery for STS-3/STM-1
(155.52 Mbit/s) NRZ data
Clock Multiplier PLL for transmit clock
generation
19.44 or 51.84 MHz reference frequency
Lock detect—monitors run length and
frequency
Low-jitter differential interface
3.3V supply
Available in a 64-pin TQFP package
Compatible with IgT WAC-413 ATM Quad-
UNI processor
The function of the S3029 clock synthesis and recov-
ery unit is to derive high speed timing signals for
SONET/SDH-based equipment. The S3029 is imple-
mented using AMCC’s proven Phase Locked Loop
(PLL) technology.
The S3029 receives four STS-3/STM-1 scrambled NRZ
signals and recovers the clock from the data and
generates a 155 MHz transmit clock. The chip out-
puts a differential PECL bit clock and retimed data.
Figure 1 shows a typical network application.
The S3029 utilizes five on-chip PLLs which consist of
a phase detector, a loop filter, and a voltage con-
trolled oscillator (VCO). The phase detector
compares the phase relationship between the VCO
output and the serial data input. A loop filter converts
the phase detector output into a smooth DC voltage,
and the DC voltage is input to the VCO whose fre-
quency is varied by this voltage. A block diagram is
shown in Figure 2. There is a single clock multiplier
PLL which generates a 155 MHz transmit clock from
a 19.44 or 51.84 MHz input.
Figure 1. System Block Diagram
155 Mbp/s
Network
Interface Processor
155 Mbp/s
Network
Interface Processor
155 Mbp/s
Network
Interface Processor
155 Mbp/s
Network
Interface Processor
TXCLK
TXDATA
RXDATA
RXCLK
TXCLK
TXDATA
RXDATA
RXCLK
TXCLK
TXDATA
RXDATA
RXCLK
TXCLK
TXDATA
RXDATA
RXCLK
RX
Optical
Transceiver
Optical
Transceiver
RX
TXCLK
TXDATA
RXDATA
RXCLK
TXCLK
TXDATA
RXDATA
RXCLK
155 Mbp/s
Network
Interface Processor
155 Mbp/s
Network
Interface Processor
155 Mbp/s
Network
Interface Processor
155 Mbp/s
Network
Interface Processor
RX
Optical
Transceiver
Optical
Transceiver
RX
S3029
Optical
Transceiver
Optical
Transceiver
S3029
RX
RX
TXCLK
TXDATA
RXDATA
RXCLK
TXCLK
TXDATA
RXDATA
RXCLK
RX
Optical
Transceiver
Optical
Transceiver
RX
February 19, 1999 / Revision B
1