欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM27C040-90DI 参数 Datasheet PDF下载

AM27C040-90DI图片预览
型号: AM27C040-90DI
PDF下载: 下载PDF文件 查看货源
内容描述: 4兆位( 512K的×8位) CMOS EPROM [4 Megabit (512 K x 8-Bit) CMOS EPROM]
分类和应用: 可编程只读存储器电动程控只读存储器
文件页数/大小: 13 页 / 168 K
品牌: AMD [ ADVANCED MICRO DEVICES ]
 浏览型号AM27C040-90DI的Datasheet PDF文件第2页浏览型号AM27C040-90DI的Datasheet PDF文件第3页浏览型号AM27C040-90DI的Datasheet PDF文件第4页浏览型号AM27C040-90DI的Datasheet PDF文件第5页浏览型号AM27C040-90DI的Datasheet PDF文件第6页浏览型号AM27C040-90DI的Datasheet PDF文件第7页浏览型号AM27C040-90DI的Datasheet PDF文件第8页浏览型号AM27C040-90DI的Datasheet PDF文件第9页  
FINAL
Am27C040
4 Megabit (512 K x 8-Bit) CMOS EPROM
DISTINCTIVE CHARACTERISTICS
s
Fast access time
— Available in speed options as fast as 90 ns
s
Low power consumption
— <10 µA typical CMOS standby current
s
JEDEC-approved pinout
— Plug-in upgrade for 1 Mbit and 2 Mbit EPROMs
— Easy upgrade from 28-pin JEDEC EPROMs
s
Single +5 V power supply
s
±10%
power supply tolerance standard
s
100% Flashrite™ programming
— Typical programming time of 1 minute
s
Latch-up protected to 100 mA from –1 V to
V
CC
+ 1 V
s
High noise immunity
s
Compact 32-pin DIP, PDIP, PLCC packages
GENERAL DESCRIPTION
The Am27C040 is a 4 Mbit ultraviolet erasable pro-
grammable read-only memory. It is organized as 512K
bytes, operates from a single +5 V supply, has a static
standby mode, and features fast single address loca-
tion programming. The device is available in windowed
ceramic DIP packages and plastic one-time program-
mable (OTP) packages.
Data can be typically accessed in less than 90 ns, al-
lowing high-performance microprocessors to operate
without any WAIT states. The device offers separate
Output Enable (OE#) and Chip Enable (CE#) controls,
thus eliminating bus contention in a multiple bus micro-
processor system.
AMD’s CMOS process technology provides high
speed, low power, and high noise immunity. Typical
power consumption is only 100 mW in active mode,
and 50 µW in standby mode.
All signals are TTL levels, including programming sig-
nals. Bit locations may be programmed singly, in
blocks, or at random. The device supports AMD’s
Flashrite programming algorithm (100 µs pulses) re-
sulting in typical programming time of 1 minute.
BLOCK DIAGRAM
V
CC
V
SS
V
PP
OE#
Output Enable
Chip Enable
and
Prog Logic
Y
Decoder
A0–A18
Address
Inputs
Data Outputs
DQ0–DQ7
Output
Buffers
CE#/PGM#
Y
Gating
X
Decoder
4,194,304-Bit
Cell Matrix
14971G-1
Publication#
14971
Rev:
G
Amendment/0
Issue Date:
May 1998