PIN DESCRIPTION
A0–A14
VCC
Address Inputs for memory locations. Internal latches
hold addresses during write cycles.
Power supply for device operation. (5.0 V ± 5% or 10%)
VPP
#
#
CE (E )
Program voltage input. V
must be at high voltage in
PP
Chip Enable active low input activates the chip’s control
logic and input buffers. Chip Enable high will deselect
the device and operates the chip in stand-by mode.
order to write to the command register. The command
register controls all functions required to alter the
memory array contents. Memory contents cannot be
altered when VPP ≤ VCC +2 V.
DQ0–DQ7
VSS
Data Inputs during memory write cycles. Internal
latches hold data during write cycles. Data Outputs
during memory read cycles.
Ground
#
#
WE (W )
NC
Write Enable active low input controls the write function
of the command register to the memory array. The
target address is latched on the falling edge of the
Write Enable pulse and the appropriate data is latched
on the rising edge of the pulse. Write Enable high
inhibits writing to the device.
No Connect-corresponding pin is not connected
internally to the die.
#
#
OE (G )
Output Enable active low input gates the outputs of the
device through the data buffers during memory
read cycles. Output Enable is high during command
sequencing and program/erase operations.
6
Am28F256
AMD [ AMD ]
