FS6322-05
Three-PLL Clock Generator IC
1.0
•
•
•
•
•
•
•
Features
2.0
Description
Three PLLs with deep reference, feedback, and post
dividers to provide precision clock frequencies
Multiple outputs provide several clocking options
Outputs may be tristated for board testing
S0, S1, and S2 inputs modify output frequencies for
design flexibility
3.3V operation
Accepts 5 to 30MHz crystals (see Frequency Table
for specific reference frequencies required)
Custom frequency patterns, pinouts, and packages
are available. Contact your local AMI Sales Repre-
sentative for more information.
The FS6322 is a ROM-based CMOS clock generator IC
designed to minimize cost and component count in a va-
riety of electronic systems.
Three low-jitter phase-locked loops (PLLs) drive up to five
low-skew clock outputs to provide a high degree of flexi-
bility. The device is packaged in a 16-pin SOIC to mini-
mize board space.
High-resolution divider capability permits generation of
desired frequencies.
Figure 1: Pin Configuration
CLK_C
VDD
VSS
XOUT/REFIN
XIN
CLK_E
CLK_D
CLK_F
1
2
3
16
15
14
OE
S2
VDD
S1
S0
VSS
CLK_A
CLK_B
FS6322
4
5
6
7
8
13
12
11
10
9
16-pin (0.150”) SOIC
Figure 2: Block Diagram
OE
XIN
XOUT
Crystal
Oscillator
PLL A
Clock
Logic
CLK_A
CLK_B
CLK_C
CLK_D
CLK_E
CLK_F
PLL B
PLL C
S2:S0
Device
Control
FS6322-05