A25L016 Series
SPI MODES
These devices can be driven by a microcontroller with its SPI
peripheral running in either of the two following modes:
– CPOL=0, CPHA=0
– CPOL=1, CPHA=1
For these two modes, input data is latched in on the rising
edge of Serial Clock (C), and output data is available from the
falling edge of Serial Clock (C).
The difference between the two modes, as shown in Figure 2,
is the clock polarity when the bus master is in Stand-by mode
and not transferring data:
– C remains at 0 for (CPOL=0, CPHA=0)
– C remains at 1 for (CPOL=1, CPHA=1)
Figure 1. Bus Master and Memory Devices on the SPI Bus
SPI Interface with
(CPOL, CPHA)
= (0, 0) or (1, 1)
Bus Master
(ST6, ST7, ST9,
ST10, Other)
SDO
SDI
SCK
C DO
DIO
C DO
DIO
C DO
DIO
SPI Memory
Device
CS3
CS2
CS1
S
W HOLD
SPI Memory
Device
SPI Memory
Device
S
W HOLD
S
W HOLD
Note: The Write Protect (
W
) and Hold (
HOLD
) signals should be driven, High or Low as appropriate.
Figure 2. SPI Modes Supported
CPOL
0
1
CPHA
0
1
C
C
DIO
DO
MSB
MSB
(April, 2008, Version 0.0)
4
AMIC Technology Corp.