欢迎访问ic37.com |
会员登录 免费注册
发布采购

A43L0632G-95I 参数 Datasheet PDF下载

A43L0632G-95I图片预览
型号: A43L0632G-95I
PDF下载: 下载PDF文件 查看货源
内容描述: 1M ×16位×4银行同步DRAM [1M X 16 Bit X 4 Banks Synchronous DRAM]
分类和应用: 动态存储器
文件页数/大小: 42 页 / 502 K
品牌: AMICC [ AMIC TECHNOLOGY ]
 浏览型号A43L0632G-95I的Datasheet PDF文件第4页浏览型号A43L0632G-95I的Datasheet PDF文件第5页浏览型号A43L0632G-95I的Datasheet PDF文件第6页浏览型号A43L0632G-95I的Datasheet PDF文件第7页浏览型号A43L0632G-95I的Datasheet PDF文件第9页浏览型号A43L0632G-95I的Datasheet PDF文件第10页浏览型号A43L0632G-95I的Datasheet PDF文件第11页浏览型号A43L0632G-95I的Datasheet PDF文件第12页  
A43L2616B  
Operating AC Parameter  
(AC operating conditions unless otherwise noted)  
Version  
Symbol  
Parameter  
Unit  
Note  
-6  
12  
18  
-7  
14  
20  
tRRD(min)  
tRCD(min)  
Row active to row active delay  
ns  
ns  
1
1
RAS to  
delay  
CAS  
tRP(min)  
tRAS(min)  
tRAS(max)  
tRC(min)  
Row precharge time  
Row active time  
18  
42  
20  
42  
ns  
ns  
μs  
ns  
1
1
100  
Row cycle time  
60  
63  
1
tCDL(min)  
tRDL(min)  
tBDL(min)  
tCCD(min)  
Last data in new col. Address delay  
Last data in row precharge  
6
12  
6
7
14  
7
ns  
ns  
ns  
ns  
2
2
2
Last data in to burst stop  
Col. Address to col. Address delay  
6
7
CAS Latency = 3  
CAS Latency = 2  
2
1
Number of valid output data  
ea  
3
Note: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and  
then rounding off to the next higher integer.  
2. Minimum delay is required to complete write.  
3. In case of row precharge interrupt, auto precharge and read burst stop.  
(December, 2009, Version 1.3)  
7
AMIC Technology, Corp.