欢迎访问ic37.com |
会员登录 免费注册
发布采购

LP61L1024V-15 参数 Datasheet PDF下载

LP61L1024V-15图片预览
型号: LP61L1024V-15
PDF下载: 下载PDF文件 查看货源
内容描述: 128K ×8位3.3V高速低VCC CMOS SRAM [128K X 8 BIT 3.3V HIGH SPEED LOW VCC CMOS SRAM]
分类和应用: 静态存储器
文件页数/大小: 16 页 / 180 K
品牌: AMICC [ AMIC TECHNOLOGY ]
 浏览型号LP61L1024V-15的Datasheet PDF文件第4页浏览型号LP61L1024V-15的Datasheet PDF文件第5页浏览型号LP61L1024V-15的Datasheet PDF文件第6页浏览型号LP61L1024V-15的Datasheet PDF文件第7页浏览型号LP61L1024V-15的Datasheet PDF文件第9页浏览型号LP61L1024V-15的Datasheet PDF文件第10页浏览型号LP61L1024V-15的Datasheet PDF文件第11页浏览型号LP61L1024V-15的Datasheet PDF文件第12页  
LP61L1024  
Timing Waveforms (continued)  
Read Cycle 4 (1)  
tRC  
Address  
tAA  
OE  
tOE  
tOH  
5
tOLZ  
CE1  
tACE1  
5
tCHZ1  
5
tCLZ2  
CE2  
5
tACE2  
tOHZ  
5
5
tCLZ2  
tCHZ2  
DOUT  
Notes: 1. WE is high for Read Cycle.  
2. Device is continuously enabled CE1 = VIL and CE2 = VIH.  
3. Address valid prior to or coincident with CE1 transition low.  
4. OE = VIL.  
5. Transition is measured ±500mV from steady state. This parameter is sampled and not 100% tested.  
6. CE2 is high.  
7. CE1 is low.  
8. Address valid prior to or coincident with CE2 transition high.  
(August, 2002, Version 2.1)  
7
AMIC Technology, Inc.