欢迎访问ic37.com |
会员登录 免费注册
发布采购

LP62S1024BV-70LLT 参数 Datasheet PDF下载

LP62S1024BV-70LLT图片预览
型号: LP62S1024BV-70LLT
PDF下载: 下载PDF文件 查看货源
内容描述: 128K ×8位的低电压CMOS SRAM [128K X 8 BIT LOW VOLTAGE CMOS SRAM]
分类和应用: 静态存储器
文件页数/大小: 18 页 / 198 K
品牌: AMICC [ AMIC TECHNOLOGY ]
 浏览型号LP62S1024BV-70LLT的Datasheet PDF文件第5页浏览型号LP62S1024BV-70LLT的Datasheet PDF文件第6页浏览型号LP62S1024BV-70LLT的Datasheet PDF文件第7页浏览型号LP62S1024BV-70LLT的Datasheet PDF文件第8页浏览型号LP62S1024BV-70LLT的Datasheet PDF文件第10页浏览型号LP62S1024BV-70LLT的Datasheet PDF文件第11页浏览型号LP62S1024BV-70LLT的Datasheet PDF文件第12页浏览型号LP62S1024BV-70LLT的Datasheet PDF文件第13页  
LP62S1024B-T Series
Timing Waveforms (continued)
Read Cycle 4
(1)
t
RC
Address
t
AA
OE
t
OE
t
OLZ5
t
OH
CE1
t
ACE1
t
CLZ15
CE2
t
ACE2
t
CLZ25
D
OUT
t
CHZ25
t
OHZ 5
t
CHZ15
Notes: 1.
2.
3.
4.
5.
6.
7.
8.
WE is high for Read Cycle.
Device is continuously enabled CE1 = V
IL
and CE2 = V
IH
.
Address valid prior to or coincident with CE1 transition low.
OE = V
IL
.
Transition is measured
±500mV
from steady state. This parameter is sampled and not 100% tested.
CE2 is high.
CE1 is low.
Address valid prior to or coincident with CE2 transition high.
PRELIMINARY
(October, 2002, Version 0.1)
8
AMIC Technology, Corp.