欢迎访问ic37.com |
会员登录 免费注册
发布采购

LP62S16256EV-70LLI 参数 Datasheet PDF下载

LP62S16256EV-70LLI图片预览
型号: LP62S16256EV-70LLI
PDF下载: 下载PDF文件 查看货源
内容描述: 256K x 16位的低电压CMOS SRAM [256K X 16 BIT LOW VOLTAGE CMOS SRAM]
分类和应用: 静态存储器
文件页数/大小: 15 页 / 168 K
品牌: AMICC [ AMIC TECHNOLOGY ]
 浏览型号LP62S16256EV-70LLI的Datasheet PDF文件第1页浏览型号LP62S16256EV-70LLI的Datasheet PDF文件第3页浏览型号LP62S16256EV-70LLI的Datasheet PDF文件第4页浏览型号LP62S16256EV-70LLI的Datasheet PDF文件第5页浏览型号LP62S16256EV-70LLI的Datasheet PDF文件第6页浏览型号LP62S16256EV-70LLI的Datasheet PDF文件第7页浏览型号LP62S16256EV-70LLI的Datasheet PDF文件第8页浏览型号LP62S16256EV-70LLI的Datasheet PDF文件第9页  
LP62S16256E-I Series
256K X 16 BIT LOW VOLTAGE CMOS SRAM
Features
n
Operating voltage: 2.7V to 3.6V
n
Access times: 55ns / 70ns (max.)
n
Current:
Very low power version: Operating: 40mA (max.)
Standby:
10µA (max.)
n
Full static operation, no clock or refreshing required
n
All inputs and outputs are directly TTL-compatible
n
Common I/O using three-state output
n
Data retention voltage: 2.0V (min.)
n
Available in 44-pin TSOP and 48-ball CSP (6
×
8mm)
packages
General Description
The LP62S16256E-I is a low operating current 4,194,304-bit
static random access memory organized as 262,144 words
by 16 bits and operates on low power voltage from 2.7V to
3.3V. It is built using AMIC's high performance CMOS
process.
Inputs and three-state outputs are TTL compatible and allow
for direct interfacing with common system bus structures.
The chip enable input is provided for POWER-DOWN,
device enable. Two byte enable inputs and an output enable
input are included for easy interfacing.
Data retention is guaranteed at a power supply voltage as
low as 2.0V.
Product Family
Product Family
Operating
Temperature
-40°C ~ +85°C
VCC
Range
2.7V~3.6V
Speed
Power Dissipation
Data Retention
Standby
Operating
(I
CCDR
, Typ.)
(I
SB1
, Typ.) (I
CC2
, Typ.)
0.08µA
0.3µA
5mA
Package
Type
44L TSOP
48B CSP
LP62S16256E-I
55ns / 70ns
1. Typical values are measured at VCC = 3.0V, T
A
= 25°C and not 100% tested.
2. Data retention current VCC = 2.0V.
Pin Configurations
n
TSOP
n
CSP (Chip Size Package)
48-pin Top View
A4
A3
A2
A1
A0
CE
I/O
1
I/O
2
I/O
3
I/O
4
VCC
GND
I/O
5
I/O
6
I/O
7
I/O
8
WE
A17
A16
A15
A14
A13
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
A5
A6
A7
OE
HB
LB
I/O
16
I/O
15
I/O
14
I/O
13
GND
VCC
I/O
12
I/O
11
I/O
10
I/O
9
NC
A8
A9
A10
A11
A12
1
A
B
C
D
E
F
G
H
LB
I/O
9
I/O
10
GND
VCC
I/O
15
I/O
16
NC
2
OE
HB
I/O
11
I/O
12
I/O
13
I/O
14
NC
A8
3
A0
A3
A5
A17
NC
A14
A12
A9
4
A1
A4
A6
A7
A16
A15
A13
A10
5
A2
CE
I/O
2
I/O
4
I/O
5
I/O
6
WE
A11
6
NC
I/O
1
I/O
3
VCC
GND
I/O
7
I/O
8
NC
LP62S16256EV-I
(January, 2002, Version 2.0)
1
AMIC Technology, Inc.