欢迎访问ic37.com |
会员登录 免费注册
发布采购

PEEL22LV10AZP-25 参数 Datasheet PDF下载

PEEL22LV10AZP-25图片预览
型号: PEEL22LV10AZP-25
PDF下载: 下载PDF文件 查看货源
内容描述: CMOS可编程电可擦除逻辑器件 [CMOS Programmable Electrically Erasable Logic Device]
分类和应用: 可编程逻辑器件光电二极管输入元件时钟
文件页数/大小: 10 页 / 683 K
品牌: ANACHIP [ ANACHIP CORP ]
 浏览型号PEEL22LV10AZP-25的Datasheet PDF文件第2页浏览型号PEEL22LV10AZP-25的Datasheet PDF文件第3页浏览型号PEEL22LV10AZP-25的Datasheet PDF文件第4页浏览型号PEEL22LV10AZP-25的Datasheet PDF文件第5页浏览型号PEEL22LV10AZP-25的Datasheet PDF文件第6页浏览型号PEEL22LV10AZP-25的Datasheet PDF文件第7页浏览型号PEEL22LV10AZP-25的Datasheet PDF文件第8页浏览型号PEEL22LV10AZP-25的Datasheet PDF文件第9页  
PEEL™ 22LV10AZ -25
CMOS Programmable Electrically Erasable Logic Device
Features
Low Voltage, Ultra Low Power Operation
- Vcc = 2.7 to 3.6 V
- Icc = 5 µA (typical) at standby
- Icc = 1.5 mA (typical) at 1 MHz
- Meets JEDEC LV Interface Spec (JESD8-A)
- 5 Volt tolerant inputs and I/O’s
CMOS Electrically Erasable Technology
- Superior factory testing
-
Reprogrammable in plastic package
-
Reduces retrofit and development costs
Application Versatility
-
Replaces random logic
-
Super set of standard PLDs
-
Pin and JEDEC compatible with 22V10
-
Ideal for battery powered systems
-
Replaces expensive oscillators
Architectural Flexibility
-
Enhanced architecture fits in more logic
-
133 product terms x 44 input AND array
-
12 inputs and 10 I/O pins
-
12 possible macrocell configurations
-
Asynchronous clear, synchronous preset
-
Independent output enables
-
Programmable clock; pin 1 or p-term
-
Programmable clock polarity
-
24 Pin DIP/SOIC/TSSOP and 28 Pin PLCC
-
Schmitt triggers on clock and data inputs
3
Schmitt Trigger Inputs
-
Eliminates external Schmitt trigger devices
- Ideal for encoder designs
General Description
The PEEL™22LV10AZ is a Programmable Electrically Erasable
Logic (PEEL™) SPLD (Simple Programmable Logic Device) that
operates over the supply voltage range of 2.7V-3.6V and fea- tures
ultra-low, automatic “zero” power-down operation. The
PEEL™22LV10AZ is logically and functionally similar to Ana-
chip’s 5V PEEL™22CV10A+ and PEEL™22CV10AZ. The
“zero power” (50 µA max. Icc) power-down mode makes the
PEEL™22LV10AZ ideal for a broad range of battery-powered
portable equipment applications, from hand-held meters to PCM-
CIA modems. EE-reprogrammability provides both the conve-
nience of fast reprogramming for product development and quick
product personalization in manufacturing, including Engineering
Change Orders.
The differences between the PEEL™22LV10AZ and
PEEL™22CV10A include the addition of programmable clock
polarity, p-term clock, and Schmitt trigger input buffers on all
inputs, including the clock. Schmitt trigger inputs allow direct
input of slow signals such as biomedical and sine waves or
clocks. Like the PEEL™22CV10, the PEEL™22LV10AZ is a pin
and JEDEC compatible, logical superset of the industry stan- dard
PAL22V10 SPLD (Figure 26). The PEEL™22LV10AZ pro- vides
additional architectural features that allow more logic to be
incorporated into the design. The PEEL™22LV10AZ architec-
ture allows it to replace over twenty standard 24-pin DIP, SOIC,
TSSOP and PLCC packages.
Figure 26 Pin Configuration
I/CLK
I
I
I
I
I
I
I
I
I
I
GND
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
VCC
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I
Figure 26 Block Diagram
DIP
TSSOP
PLCC
SOIC
This datasheet contains new product information. Anachip Corp. reserves the rights to modify the product specification without notice. No liability is assumed as a result of the use of this product. No rights under any patent
accompany the sale of the product.
Rev. 1.0 Dec 16, 2004
1/10