欢迎访问ic37.com |
会员登录 免费注册
发布采购

ACD2203 参数 Datasheet PDF下载

ACD2203图片预览
型号: ACD2203
PDF下载: 下载PDF文件 查看货源
内容描述: 有线电视/电视/视频下变频器,带有双合成 [CATV/TV/Video Downconverter with Dual Synthesizer]
分类和应用: 电视有线电视
文件页数/大小: 24 页 / 618 K
品牌: ANADIGICS [ ANADIGICS, INC ]
 浏览型号ACD2203的Datasheet PDF文件第2页浏览型号ACD2203的Datasheet PDF文件第3页浏览型号ACD2203的Datasheet PDF文件第4页浏览型号ACD2203的Datasheet PDF文件第5页浏览型号ACD2203的Datasheet PDF文件第6页浏览型号ACD2203的Datasheet PDF文件第7页浏览型号ACD2203的Datasheet PDF文件第8页浏览型号ACD2203的Datasheet PDF文件第9页  
ACD2203
CATV/TV/Video Downconverter
with Dual Synthesizer
PRELIMINARY DATA SHEET - Rev 1.3
FEATURES
Integrated Downconverter
Integrated Dual Synthesizer
256 QAM Compatibility
Single +5 V Power Supply Operation
Low Power Consumption: <0.6 W
Low Noise Figure: 8 dB
High Conversion Gain: 10 dB
Low Distortion: -53 dBc
Two-Wire Interface
Small Size
-40 °C to +85 °C
APPLICATIONS
Set Top Boxes
CATV Video Tuners
Digital TV Tuners
CATV Data Tuners
Cable Modems
S8 Package
28 Pin SSOP
PRODUCT DESCRIPTION
The ACD2203 uses both GaAs and Si technology
to provide the downconverter and dual synthesizer
functions in a double conversion tuner gain block,
local oscillator, balanced mixer and dual synthesizer.
The specifications meet the requirements of
CATV/TV/Video and Cable Modem Data applications.
The ACD2203 is supplied in a 28 lead SSOP
package and requires a single +5 V supply voltage.
The IC is well suited for applications where small
size, low cost, low auxiliary parts count and a no-
compromise performance is important. It provides
for cost reduction by lowering the component and
packaged IC count and decreasing the amount of
labor-intensive production alignment steps, while
significantly improving performance and reliability.
RF
D
RF2: 64/65
Prescaler
18 Bit RF2
N Counter
RF2
Phase
Detector
RF2
Charge
Pump
CP
D
RF
IN
+
RF
IN
-
Low Noise
VGA
V
IF
+IF
OUT+
REF
IN
REF
OUT
Oscillator
15 Bit RF2
R Counter
V
IF
+IF
OUT-
Mixer
RF1: 64/65
Prescaler
15 Bit RF1
R Counter
RF
U
18 Bit RF1
N Counter
RF1
Phase
Detector
RF1
Charge
Pump
CP
U
Phase Splitter
T
CKT
OSC
OUT
Clock
Data
AS
2 Bit
A/D
24 Bit
Data Register
Figure 1: Downconverter Block Diagram
12/2003
Figure 2: Dual Synthesizer Block Diagram