欢迎访问ic37.com |
会员登录 免费注册
发布采购

AWC6340P9 参数 Datasheet PDF下载

AWC6340P9图片预览
型号: AWC6340P9
PDF下载: 下载PDF文件 查看货源
内容描述: HELP CDMA频段0,10级CDMA功率放大器模块 [HELP CDMA Band Class 0,10 CDMA Power Amplifier Module]
分类和应用: 放大器功率放大器
文件页数/大小: 10 页 / 910 K
品牌: ANADIGICS [ ANADIGICS, INC ]
 浏览型号AWC6340P9的Datasheet PDF文件第2页浏览型号AWC6340P9的Datasheet PDF文件第3页浏览型号AWC6340P9的Datasheet PDF文件第4页浏览型号AWC6340P9的Datasheet PDF文件第5页浏览型号AWC6340P9的Datasheet PDF文件第6页浏览型号AWC6340P9的Datasheet PDF文件第7页浏览型号AWC6340P9的Datasheet PDF文件第8页浏览型号AWC6340P9的Datasheet PDF文件第9页  
HELP CDMA Band Class 0,10
CDMA Power Amplifier Module
TM
AWC6340
PRELIMINARY DATA SHEET- Rev 1.8
FEATURES
CDMA/EVDO Compliant
HELP
TM
technology
High Efficiency (RC-1 waveform):
• 36 % @ P
OUT
= +28.0 dBm
• 16 % @ P
OUT
= +15 dBm
Low Quiescent Current: 12 mA
Low Leakage Current in Shutdown Mode: <5
µA
Internal Voltage Regulator
AWC6340
Integrated “daisy chainable” directional coupler
with CPL
IN
and CPL
OUT
port.
Internal DC Blocks on all RF ports
Optimized for a 50
System
1.8V Control Logic
RoHS Compliant Package, 260
o
C MSL-3
M45 Package
10 Pin 3 mm x 3 mm x 1 mm
Surface Mount Module
APPLICATIONS
Band Class 0, 10 CDMA/EVDO Wireless
Devices
GND at Slug (pad)
PRODUCT DESCRIPTION
The AWC6340 is a HELP
TM
product for CDMA
devices operating in Band Class 0 and 10. This PA
incorporates ANADIGICS’ HELP™ technology to
deliver exceptional efficiency at low power levels and
low quiescent current without the need for external
voltage regulators or converters. The device is
manufactured using advanced InGaP HBT technology
offering state-of-the-art reliability, temperature stability,
and ruggedness. Two selectable bias modes that
optimize efficiency for different output power levels and
a shutdown mode with low leakage current increase
handset talk and standby time. A “daisy chainable”
directional coupler is integrated in the module thus
eliminating the need of an external coupler. The
self-contained 3 mm x 3 mm x 1 mm surface mount
package incorporates matching networks optimized for
output power, efficiency, and linearity in a 50 Ω system.
V
BATT
1
10
V
CC
RF
IN
2
CPL
9
RF
OUT
GND
3
Bias Control
Voltage Regulation
8
CPL
IN
V
MODE
4
7
GND
V
EN
5
6
CPL
OUT
Figure 1: Block Diagram
02/2012