PI6C184
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
Precision 1-13 Clock Buffer
Description
The PI6C184 is a high-speed low-noise 1-13 non-inverting
buffer designed for SDRAM clock buffer applications.
This buffer is intended to be used with the PI6C104 clock generator
for Intel Architecture for both desktop and mobile systems.
At power-up, all SDRAM outputs are enabled and active. The I
2
C
Serial control may be used to individually activate/deactivate any
of the 13 output drivers.
Note:
Purchase of I
2
C components from Pericom conveys a license to
use them in an I
2
C system as defined by Philips®.
Features
•
High-speed, low-noise, non-inverting, 1-13 buffer
•
Supports up to four SDRAM DIMMs
•
Low skew (< 250ps) between any two output clocks
•
I
2
C Serial Configuration interface
•
Multiple V
DD
, V
SS
pins for noise reduction
•
3.3V power supply voltage
•
Separate Hi-Z pin for testing
•
Packaging (Pb-free & Green available):
- 28-pin SSOP (H)
Block Diagram
Pin Configuration
SDRAM0
V
DD
SDRAM1
BUF_IN
SDRAM2
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
V
DD
S
DRAM
11
S
DRAM
10
V
SS
V
DD
S
DRAM
9
S
DRAM
8
V
SS
V
DD
S
DRAM
7
S
DRAM
6
V
SS
V
SS
S
CLK
S
DRAM
0
S
DRAM
1
V
SS
V
DD
S
DRAM
2
SDRAM3
S
DRAM
3
V
SS
BUF_IN
SDRAM12
S
DRAM
4
S
DRAM
5
S
DRAM
12
SDATA
SCLK
I2C
I/O
V
DD
S
DATA
1
PS8320D
10/14/04
ANALOGICTECH [ ADVANCED ANALOGIC TECHNOLOGIES ]
