APL5336
Source and Sink, 1.5A, Fast Transient Response Linear Regulator
Features
•
•
•
•
•
•
•
•
•
•
•
•
Provide Bi-direction Output Currents
-Sourcing
and Sinking Current up to 1.5A
Built-in Soft-Start
Power-On-Reset Monitoring on VCNTL and VIN
pins
Fast Transient Response
Stable with Ceramic Output Capacitors
±20mV High System Output Accuracy over Load
and Temperature Ranges
Adjustable Output Voltage by External Resistors
Current-Limit Protection
On-Chip Thermal Shutdown
Shutdown for Standby or Suspend Mode
Simple SOP-8 and SOP-8 with Exposed Pad
(SOP-8P) Packages
Lead Free and Green Devices Available
(RoHS Compliant)
General Description
The APL5336 linear regulator is designed to provide a
regulated voltage with bi-direction output current for DDR-
SDRAM termination voltage. The APL5336 integrates two
power transistors to source or sink load current up to
1.5A. It also features internal soft-start, current-limit, ther-
mal shutdown and enable control functions into a single
chip.
The internal soft-start controls the rising rate of the output
voltage to prevent inrush current during start-up. The
current-limit circuit detects the output current and limits
the current during short-circuit or current overload
conditions. The on-chip thermal shutdown provides ther-
mal protection against any combination of overload that
would create excessive junction temperatures.
The output voltage of APL5336 is regulated to track the
voltage on VREF pin. An proper resistor divider connected
to VIN, GND, and VREF pins is used to provide a half
voltage of VIN to VREF pin. In addition, connect an exter-
nal ceramic capacitor and a open-drain transistor to VREF
pin for external soft-start and shutdown control.
Pulling and holding the voltage on VREF below the en-
able voltage threshold shuts down the output. The output
of APL5336 will be high impedance after being shut down
by VREF or the thermal shutdown function.
Applications
•
•
•
•
DDRII/III SDRAM Termination Voltage
Motherboard and VGA Card Power Supplies
Setop Box
SSTL-2/3 Termination Voltage
Pin Configuration
VIN 1
GND 2
VREF 3
VOUT 4
8 VCNTL
7 VCNTL
6 VCNTL
5 VCNTL
Simplified Application Circuit
V
CNTL
+5V
V
IN
+1.8V/+1.5V
1
VIN
VCNTL
6
Top View of SOP-8
V
OUT
0.9V / 0.75V
3
APL5336
VREF
VOUT
GND
2
4
VIN 1
GND 2
VREF 3
VOUT 4
8 NC
7 NC
6 VCNTL
5 NC
Shutdown
Enable
Top View of SOP-8P
Exposed Pad (connected to GND plane
for better heat dissipation)
ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and
advise customers to obtain the latest version of relevant information to verify before placing orders.
Copyright
©
ANPEC Electronics Corp.
Rev. A.2 - Apr., 2008
1
www.anpec.com.tw
ANPEC [ ANPEC ELECTRONICS COROPRATION ]
