3.3/5/12 Vin Single Output
DC-DC CONVERTERS
Non-isolated DDR/QDR Memory Bus Termination Module
NEW Product
4
For the most current data and application support visit www.artesyn.com/powergroup/products.htm
PTHxx060Y
0.995 (25.27)
0.125 (3.18)
0.125 (3.18)
0.060
(1.52)
1
0.375
(9.52)
10
9
8
0.250
(6.35)
7
0.140
(3.55)
0.060
(1.52)
ø
0.040 (1.02)
5 Places.
0.620
0.500 (15.75)
(12.70)
0.070 (1.78)
(Standoff Shoulder)
2
3
4
TOP VIEW
5
6
Lowest Component
0.010 min. (0.25)
Bottom side Clearance
PIN CONNECTIONS
PIN NO.
FUNCTION
Ground
Vin
Inhibit*
N/C
Vo sense
V
TT
Ground
V
REF
N/C
N/C
Host Board
0.354 (9.00)
MAX.
SIDE VIEW
1
2
3
4
5
6
7
8
9
Dimensions in Inches (mm)
Tolerances (unless otherwise specified)
2 Places
±0.030
(±0.76)
3 Places
±0.010
(±0.25)
Figure 5 - Plated Through-Hole Mechanical Drawing
0.995 (25.27)
0.125 (3.18)
0.125 (3.18)
0.375
(9.52)
1
10
9
8
*After solder reflow
on customer board
10
0.060
(1.52)
0.354 (9.00)
max.*
0.060
(1.52)
0.250
(6.35)
7
*Denotes negative logic:
Open = Normal operation
Ground = Function active
0.500 0.620
(12.70) (15.75)
Solder Ball
ø
0.040 (1.02)
10 Places
Lowest Component
0.010 min. (0.25)
Bottom side Clearance
2
3
4
5
6
SIDE VIEW
Host Board
TOP VIEW
Dimensions in Inches (mm)
Tolerances (unless otherwise specified)
2 Places
±0.030
(±0.76)
3 Places
±0.010
(±0.25)
Figure 6 - Surface-Mount Mechanical Drawing
Datasheet © Artesyn Technologies® 2005
The information and specifications contained in this datasheet are believed to be correct at time of publication. However, Artesyn Technologies accepts no responsibility for consequences arising
from printing errors or inaccuracies. The information and specifications contained or described herein are subject to change in any manner at any time without notice. No rights under any patent
accompany the sale of any such product(s) or information contained herein.
Please consult our website for the following items:
Application Note
www.artesyn.com
File Name:
ARTESYN [ ARTESYN TECHNOLOGIES ]
