欢迎访问ic37.com |
会员登录 免费注册
发布采购

AX88772A 参数 Datasheet PDF下载

AX88772A图片预览
型号: AX88772A
PDF下载: 下载PDF文件 查看货源
内容描述: USB 2.0至10 / 100M快速以太网控制器 [USB 2.0 to 10/100M Fast Ethernet Controller]
分类和应用: 控制器以太网局域网(LAN)标准
文件页数/大小: 45 页 / 915 K
品牌: ASIX [ ASIX ELECTRONICS CORPORATION ]
 浏览型号AX88772A的Datasheet PDF文件第2页浏览型号AX88772A的Datasheet PDF文件第3页浏览型号AX88772A的Datasheet PDF文件第4页浏览型号AX88772A的Datasheet PDF文件第5页浏览型号AX88772A的Datasheet PDF文件第6页浏览型号AX88772A的Datasheet PDF文件第7页浏览型号AX88772A的Datasheet PDF文件第8页浏览型号AX88772A的Datasheet PDF文件第9页  
AX88772A/AX88172A
Low-pin-count
USB 2.0 to 10/100M Fast Ethernet Controller
Features
Single chip USB 2.0 to 10/100M Fast Ethernet controller –
AX88772A
Single chip USB 2.0 to MII, single chip MII to Ethernet and
USB Bridging controller in Dual-PHY mode (submitted for
US patent application) – AX88172A
USB Device Interface
Integrates on-chip USB 2.0 transceiver and SIE
compliant to USB Spec 1.1 and 2.0
Supports USB Full and High Speed modes with
Bus-Power or Self-Power capability
Supports 4 or 6 programmable endpoints on USB
interface
High performance packet transfer rate over USB bus
using proprietary burst transfer mechanism (submitted for
US patent application)
Supports USB to Ethernet bridging or vice versa in
hardware
Fast Ethernet Controller
Integrates 10/100Mbps Fast Ethernet MAC/PHY
IEEE 802.3 10BASE-T/100BASE-TX compatible
Supports twisted pair crossover detection and
auto-correction (HP Auto-MDIX)
Embedded 16KB SRAM for RX packet buffering and
8KB SRAM for TX packet buffering
Supports both Full-duplex with flow control and
Half-duplex with backpressure operation
Supports 2 VLAN ID filtering, received VLAN Tag (4
bytes) can be stripped off or preserved
MAC/PHY loop-back diagnostic capability
Support Wake-on-LAN Function
Document No: AX88x72A/V1.1/12/24/07
Supports Suspend Mode and Remote Wakeup via
Link-up, Magic packet, MS wakeup frame and external
pin
Optional PHY power down during Suspend Mode
Versatile External Media Interface
Optional MII interface in MAC mode allows AX88172A
to work with external 100BASE-FX Ethernet PHY or
HomePNA PHY
Optional Reverse-MII or Reverse-RMII interface in PHY
mode allows AX88172A to work with external
HomePlug PHY or glueless MAC-to-MAC connections
Optional Reverse-MII interface in Dual-PHY mode
allows AX88172A to act as an Ethernet PHY or USB 2.0
PHY for external MAC device that needs Ethernet and
USB in system application
Supports 256/512 bytes (93c56/93c66) of serial EEPROM
(for storing USB Descriptors)
Supports automatic loading of Ethernet ID, USB Descriptors
and Adapter Configuration from EEPROM after power-on
initialization
Provides optional serial interface, I2C, SPI and UART
Integrates on-chip voltage regulator and only requires a
single 3.3V power supply
12MHz and 25Mhz clock input from either crystal or
oscillator source
Integrates on-chip power-on reset circuit
Small form factor with 64-pin LQFP (AX88772A) or 80-pin
TQFP (AX88172A) RoHS compliant package
Operating temperature range: 0°C to 70°C.
*IEEE is a registered trademark of the Institute of Electrical and
Electronic Engineers, Inc.
*All other trademarks and registered trademark are the property of their
respective holders.
Product Description
The AX88772A/AX88172A Low-pin-count USB 2.0 to 10/100M Fast Ethernet controller is a high performance and highly integrated
ASIC which enables low cost, small form factor, and simple plug-and-play Fast Ethernet network connection capability for desktops,
notebook PC’s, Ultra-Mobile PC’s, docking stations, game consoles, digital-home appliances, and any embedded system using a
standard USB port.
The AX88772A/AX88172A features a USB interface to communicate with a USB Host Controller and is compliant with USB
specification V1.1 and V2.0. The AX88772A/AX88172A implements 10/100Mbps Ethernet LAN function based on IEEE802.3, and
IEEE802.3u standards with 24KB of embedded SRAM for packet buffering. The AX88772A/AX88172A integrates an on-chip
10/100Mbps Ethernet PHY to simplify system design.
The AX88172A provides an optional External Media Interface (EMI) for external PHY or external MAC for different application
purposes. The EMI can be a media-independent interface (MII) for implementing 100BASE-FX Ethernet or HomePNA functions. The
EMI can also be a Reverse-MII or Reverse Reduced-MII (Reverse-RMII) for glueless MAC-to-MAC connections to any MCU with
Ethernet MAC MII or RMII interface. In addition, the EMI can be configured to Dual-PHY mode allowing AX88172A to act as an
Ethernet PHY or USB 2.0 PHY for external MAC device that needs Ethernet and USB interfaces in their system applications. The
optional serial interface such as I2C, SPI, and UART are provided as a control channel from the USB Host Controller to communicate
with the external MCU chip.
Always contact ASIX for possible updates before starting a design.
This data sheet contains new products information. ASIX ELECTRONICS reserves the rights to modify product specification without notice. No
liability is assumed as a result of the use of this product. No rights under any patent accompany the sale of the product.
ASIX ELECTRONICS CORPORATION
4F, NO.8, Hsin Ann Rd., Hsinchu Science Park, Hsin-Chu City, Taiwan, R.O.C. 300
FAX: 886-3-579-9558
TEL: 886-3-579-9500
Released Date: 12/24/2007
http://www.asix.com.tw/