欢迎访问ic37.com |
会员登录 免费注册
发布采购

AT25020N-10SI-2.7 参数 Datasheet PDF下载

AT25020N-10SI-2.7图片预览
型号: AT25020N-10SI-2.7
PDF下载: 下载PDF文件 查看货源
内容描述: SPI串行EEPROM [SPI Serial EEPROMs]
分类和应用: 可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 15 页 / 168 K
品牌: ATMEL [ ATMEL CORPORATION ]
 浏览型号AT25020N-10SI-2.7的Datasheet PDF文件第4页浏览型号AT25020N-10SI-2.7的Datasheet PDF文件第5页浏览型号AT25020N-10SI-2.7的Datasheet PDF文件第6页浏览型号AT25020N-10SI-2.7的Datasheet PDF文件第7页浏览型号AT25020N-10SI-2.7的Datasheet PDF文件第9页浏览型号AT25020N-10SI-2.7的Datasheet PDF文件第10页浏览型号AT25020N-10SI-2.7的Datasheet PDF文件第11页浏览型号AT25020N-10SI-2.7的Datasheet PDF文件第12页  
WRITE SEQUENCE (WRITE):
In order to program the
AT25010/020/040, the Write Protect pin (WP) must be held
high and two separate instructions must be executed. First,
the device
must be write enabled
via the Write Enable
(WREN) Instruction. Then a Write (WRITE) Instruction may
be executed. Also, the address of the memory location(s)
to be programmed must be outside the protected address
field location selected by the Block Write Protection Level.
During an internal write cycle, all commands will be ignored
except the RDSR instruction.
A Write Instruction requires the following sequence. After
the CS line is pulled low to select the device, the WRITE
op-code (including A8) is transmitted via the SI line fol-
lowed by the byte address (A7-A0) and the data (D7-D0) to
be programmed. Programming will start after the CS pin is
brought high. (The LOW to High transition of the CS pin
must occur during the SCK low time immediately after
clocking in the D0 (LSB) data bit.
The READY/BUSY status of the device can be determined
by initiating a READ STATUS REGISTER (RDSR) Instruc-
tion. If Bit 0 = 1, the WRITE cycle is still in progress. If Bit 0
= 0, the WRITE cycle has ended. Only the READ STATUS
REGISTER instruction is enabled during the WRITE pro-
gramming cycle.
The AT25010/020/040 is capable of an 8-byte PAGE
WRITE operation. After each byte of data is received, the
three low order address bits are internally incremented by
one; the six high order bits of the address will remain con-
stant. If more than 8 bytes of data are transmitted, the
address counter will roll over and the previously written
data will be overwritten. The AT25010/020/040 is automati-
cally returned to the write disable state at the completion of
a WRITE cycle.
Note:
If the WP pin is brought low or if the device is not Write
enabled (WREN), the device will ignore the Write instruc-
tion and will return to the standby state, when CS is
brought high. A new CS falling edge is required to re-ini-
tiate the serial communication.
8
AT25010/020/040