欢迎访问ic37.com |
会员登录 免费注册
发布采购

AT26DF161-SU 参数 Datasheet PDF下载

AT26DF161-SU图片预览
型号: AT26DF161-SU
PDF下载: 下载PDF文件 查看货源
内容描述: 16兆位2.7伏,只有串行固件的DataFlash内存 [16-megabit 2.7-volt Only Serial Firmware DataFlash Memory]
分类和应用: 闪存存储内存集成电路光电二极管时钟
文件页数/大小: 34 页 / 586 K
品牌: ATMEL [ ATMEL CORPORATION ]
 浏览型号AT26DF161-SU的Datasheet PDF文件第3页浏览型号AT26DF161-SU的Datasheet PDF文件第4页浏览型号AT26DF161-SU的Datasheet PDF文件第5页浏览型号AT26DF161-SU的Datasheet PDF文件第6页浏览型号AT26DF161-SU的Datasheet PDF文件第8页浏览型号AT26DF161-SU的Datasheet PDF文件第9页浏览型号AT26DF161-SU的Datasheet PDF文件第10页浏览型号AT26DF161-SU的Datasheet PDF文件第11页  
AT26DF161
7. Read Commands
7.1
Read Array
The Read Array command can be used to sequentially read a continuous stream of data from
the device by simply providing the SCK signal once the initial starting address has been speci-
fied. The device incorporates an internal address counter that automatically increments on every
clock cycle.
Two opcodes, 0Bh and 03h, can be used for the Read Array command. The use of each opcode
depends on the maximum SCK frequency that will be used to read data from the device. The
0Bh opcode can be used at any SCK frequency up to the maximum specified by f
SCK
. The 03h
opcode can be used for lower frequency read operations up to the maximum specified by f
RDLF
.
To perform the Read Array operation, the CS pin must first be asserted and the appropriate
opcode (0Bh or 03h) must be clocked into the device. After the opcode has been clocked in, the
three address bytes must be clocked in to specify the starting address location of the first byte to
read within the memory array. If the 0Bh opcode is used, then one don’t care byte must also be
clocked in after the three address bytes.
After the three address bytes (and the one don’t care byte if using opcode 0Bh) have been
clocked in, additional clock cycles will result in serial data being output on the SO pin. The data
is always output with the MSB of a byte first. When the last byte (1FFFFFh) of the memory array
has been read, the device will continue reading back at the beginning of the array (000000h). No
delays will be incurred when wrapping around from the end of the array to the beginning of the
array.
Deasserting the CS pin will terminate the read operation and put the SO pin into a high-imped-
ance state. The CS pin can be deasserted at any time and does not require that a full byte of
data be read.
Figure 7-1.
Read Array – 0Bh Opcode
CS
0
1
2
3
4
5
6
7
8
9
10 11 12
29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48
SCK
OPCODE
ADDRESS BITS A23-A0
0
1
1
A
MSB
DON'T CARE
A
A
X
MSB
SI
0
MSB
0
0
0
1
A
A
A
A
A
A
X
X
X
X
X
X
X
DATA BYTE 1
SO
HIGH-IMPEDANCE
D
MSB
D
D
D
D
D
D
D
D
MSB
D
Figure 7-2.
Read Array – 03h Opcode
CS
0
1
2
3
4
5
6
7
8
9
10 11 12
29 30 31 32 33 34 35 36 37 38 39 40
SCK
OPCODE
ADDRESS BITS A23-A0
0
1
1
A
MSB
SI
0
MSB
0
0
0
0
A
A
A
A
A
A
A
A
DATA BYTE 1
SO
HIGH-IMPEDANCE
D
MSB
D
D
D
D
D
D
D
D
MSB
D
7
3599G–DFLASH–8/08