欢迎访问ic37.com |
会员登录 免费注册
发布采购

AT28C64B-15PU 参数 Datasheet PDF下载

AT28C64B-15PU图片预览
型号: AT28C64B-15PU
PDF下载: 下载PDF文件 查看货源
内容描述: 64K ( 8K ×8)并行EEPROM与页写入和软件数据保护 [64K (8K x 8) Parallel EEPROM with Page Write and Software Data Protection]
分类和应用: 存储内存集成电路光电二极管异步传输模式PCATM可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 18 页 / 282 K
品牌: ATMEL [ ATMEL CORPORATION ]
 浏览型号AT28C64B-15PU的Datasheet PDF文件第2页浏览型号AT28C64B-15PU的Datasheet PDF文件第3页浏览型号AT28C64B-15PU的Datasheet PDF文件第4页浏览型号AT28C64B-15PU的Datasheet PDF文件第5页浏览型号AT28C64B-15PU的Datasheet PDF文件第6页浏览型号AT28C64B-15PU的Datasheet PDF文件第7页浏览型号AT28C64B-15PU的Datasheet PDF文件第8页浏览型号AT28C64B-15PU的Datasheet PDF文件第9页  
Features
Fast Read Access Time – 150 ns
Automatic Page Write Operation
– Internal Address and Data Latches for 64 Bytes
Fast Write Cycle Times
– Page Write Cycle Time: 10 ms Maximum (Standard)
2 ms Maximum (Option – Ref. AT28HC64BF Datasheet)
– 1 to 64-byte Page Write Operation
Low Power Dissipation
– 40 mA Active Current
– 100 µA CMOS Standby Current
Hardware and Software Data Protection
DATA Polling and Toggle Bit for End of Write Detection
High Reliability CMOS Technology
– Endurance: 100,000 Cycles
– Data Retention: 10 Years
Single 5V
±10%
Supply
CMOS and TTL Compatible Inputs and Outputs
JEDEC Approved Byte-wide Pinout
Industrial Temperature Ranges
Green (Pb/Halide-free) Packaging Option
64K (8K x 8)
Parallel
EEPROM with
Page Write and
Software Data
Protection
AT28C64B
1. Description
The AT28C64B is a high-performance electrically-erasable and programmable read-
only memory (EEPROM). Its 64K of memory is organized as 8,192 words by 8 bits.
Manufactured with Atmel’s advanced nonvolatile CMOS technology, the device offers
access times to 150 ns with power dissipation of just 220 mW. When the device is
deselected, the CMOS standby current is less than 100 µA.
The AT28C64B is accessed like a Static RAM for the read or write cycle without the
need for external components. The device contains a 64-byte page register to allow
writing of up to 64 bytes simultaneously. During a write cycle, the addresses and 1 to
64 bytes of data are internally latched, freeing the address and data bus for other
operations. Following the initiation of a write cycle, the device will automatically write
the latched data using an internal control timer. The end of a write cycle can be
detected by DATA POLLING of I/O7. Once the end of a write cycle has been
detected, a new access for a read or write can begin.
Atmel’s AT28C64B has additional features to ensure high quality and manufacturabil-
ity. The device utilizes internal error correction for extended endurance and improved
data retention characteristics. An optional software data protection mechanism is
available to guard against inadvertent writes. The device also includes an extra
64 bytes of EEPROM for device identification or tracking.
0270K–PEEPR–10/06