AT40K/AT40KLV Series FPGA
Figure 2. Floor Plan (Representative Portion)(1)
RV
RH
= Vertical Repeater
= Horizontal Repeater
= Core Cell
RAM
RAM
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RAM
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RV
RAM
RH
RH
RH
RH
RH
RH
RH
RH
RH
RH
RH
RH
RH
RH
RH
RH
RAM
RAM
RAM
RAM
RH
RH
RH
RH
RH
RH
RH
RH
RH
RH
RH
RH
RH
RH
RH
RH
RAM
RAM
RAM
RAM
RH
RH
RH
RH
RH
RH
RH
RH
RH
RH
RH
RH
RH
RH
RH
RH
RAM
RAM
RAM
RAM
Note:
1. Repeaters regenerate signals and can connect any bus to any other bus (all path-
ways are legal) on the same plane. Each repeater has connections to two adjacent
local-bus segments and two express-bus segments. This is done automatically using
the integrated development system (IDS) tool.
5
0896C–FPGA–04/02
ATMEL [ ATMEL ]
