欢迎访问ic37.com |
会员登录 免费注册
发布采购

AT91SAM7S256-AU-001 参数 Datasheet PDF下载

AT91SAM7S256-AU-001图片预览
型号: AT91SAM7S256-AU-001
PDF下载: 下载PDF文件 查看货源
内容描述: AT91 ARM的Thumb-基于微控制器 [AT91 ARM Thumb-based Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 33 页 / 393 K
品牌: ATMEL [ ATMEL CORPORATION ]
 浏览型号AT91SAM7S256-AU-001的Datasheet PDF文件第2页浏览型号AT91SAM7S256-AU-001的Datasheet PDF文件第3页浏览型号AT91SAM7S256-AU-001的Datasheet PDF文件第4页浏览型号AT91SAM7S256-AU-001的Datasheet PDF文件第5页浏览型号AT91SAM7S256-AU-001的Datasheet PDF文件第6页浏览型号AT91SAM7S256-AU-001的Datasheet PDF文件第7页浏览型号AT91SAM7S256-AU-001的Datasheet PDF文件第8页浏览型号AT91SAM7S256-AU-001的Datasheet PDF文件第9页  
Features
Incorporates the ARM7TDMI
®
ARM
®
Thumb
®
Processor
– High-performance 32-bit RISC Architecture
– High-density 16-bit Instruction Set
– Leader in MIPS/Watt
– Embedded ICE In-circuit Emulation, Debug Communication Channel Support
256 Kbytes of Internal High-speed Flash, Organized in 1024 Pages of 256 Bytes
– Single Cycle Access at Up to 30 MHz in Worst Case Conditions
– Prefetch Buffer Optimizing Thumb Instruction Execution at Maximum Speed
– Page Programming Time: 4 ms, Including Page Auto-erase, Full Erase Time: 10 ms
– 10,000 Write Cycles, 10-year Data Retention Capability, Sector Lock Capabilities,
Flash Security Bit
– Fast Flash Programming Interface for High Volume Production
64 Kbytes of Internal High-speed SRAM, Single-cycle Access at Maximum Speed
Memory Controller (MC)
– Embedded Flash Controller, Abort Status and Misalignment Detection
Reset Controller (RSTC)
– Based on Power-on Reset and Low-power Factory-calibrated Brown-out Detector
– Provides External Reset Signal Shaping and Reset Source Status
Clock Generator (CKGR)
– Low-power RC Oscillator, 3 to 20 MHz On-chip Oscillator and one PLL
Power Management Controller (PMC)
– Software Power Optimization Capabilities, Including Slow Clock Mode (Down to
500 Hz) and Idle Mode
– Three Programmable External Clock Signals
Advanced Interrupt Controller (AIC)
– Individually Maskable, Eight-level Priority, Vectored Interrupt Sources
– Two External Interrupt Sources and One Fast Interrupt Source, Spurious Interrupt
Protected
Debug Unit (DBGU)
– 2-wire UART and Support for Debug Communication Channel interrupt,
Programmable ICE Access Prevention
Periodic Interval Timer (PIT)
– 20-bit Programmable Counter plus 12-bit Interval Counter
Windowed Watchdog (WDT)
– 12-bit key-protected Programmable Counter
– Provides Reset or Interrupt Signals to the System
– Counter May Be Stopped While the Processor is in Debug State or in Idle Mode
Real-time Timer (RTT)
– 32-bit Free-running Counter with Alarm
– Runs Off the Internal RC Oscillator
One Parallel Input/Output Controller (PIOA)
– Thirty-two Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os
– Input Change Interrupt Capability on Each I/O Line
– Individually Programmable Open-drain, Pull-up resistor and Synchronous Output
Eleven Peripheral DMA Controller (PDC) Channels
One USB 2.0 Full Speed (12 Mbits per second) Device Port
– On-chip Transceiver, 328-byte Configurable Integrated FIFOs
AT91 ARM
®
Thumb
®
-based
Microcontrollers
AT91SAM7S256
Summary
Preliminary
6117BS–ATARM–07-Apr-05