欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATF1500A-15JC 参数 Datasheet PDF下载

ATF1500A-15JC图片预览
型号: ATF1500A-15JC
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能可编程逻辑器件E2 [High Performance E2 PLD]
分类和应用: 可编程逻辑器件
文件页数/大小: 16 页 / 683 K
品牌: ATMEL [ ATMEL CORPORATION ]
 浏览型号ATF1500A-15JC的Datasheet PDF文件第2页浏览型号ATF1500A-15JC的Datasheet PDF文件第3页浏览型号ATF1500A-15JC的Datasheet PDF文件第4页浏览型号ATF1500A-15JC的Datasheet PDF文件第5页浏览型号ATF1500A-15JC的Datasheet PDF文件第6页浏览型号ATF1500A-15JC的Datasheet PDF文件第7页浏览型号ATF1500A-15JC的Datasheet PDF文件第8页浏览型号ATF1500A-15JC的Datasheet PDF文件第9页  
Features
High Density, High Performance Electrically Erasable Complex
Programmable Logic Device
– 44-Pin, 32 I/O CPLD
– 7.5 ns Maximum Pin-to-Pin Delay
– Registered Operation Up To 125 MHz
– Fully Connected Input and Feedback Logic Array
– Backward Compatibility with ATF1500/L Software and Hardware
Flexible Logic Macrocell
D/T/Latch Configurable Flip Flops
– Global and Individual Register Control Signals
– Global and Individual Output Enable
– Programmable Output Slew Rate
Advanced Power Management Features
– Automatic 3 mA Stand-By (ATF1500AL)
– Pin-Controlled 5
µA
Stand-By Mode (Typical)
– Programmable Pin-Keeper Inputs and I/Os
Available in Commercial and Industrial Temperature Ranges
Available in 44-Pin PLCC and TQFP Packages
Advanced Flash Technology
– 100% Tested
– Completely Reprogrammable
– 100 Program/Erase Cycles
– 20 Year Data Retention
– 2000V ESD Protection
– 200 mA Latch-Up Immunity
Supported By Popular 3rd Party Tools
Security Fuse Feature
High
Performance E
2
PLD
ATF1500A/AL
Description
The ATF1500A is a high performance, high density Complex PLD. Built on an
advanced Flash technology, it has maximum pin to pin delays of 7.5 ns and supports
sequential logic operation at speeds up to 125 MHz. With 32 logic macrocells and up
to 36 inputs, it easily integrates logic from several TTL, SSI, MSI and classic PLDs.
The ATF1500A's global input and feedback architecture simplifies logic placement
and eliminates pinout changes due to design changes.
(continued)
Pin Configurations
Pin
Name
CLK
I
I/O
GCLR
OE1,
OE2
V
CC
PD
Function
Clock
Logic Inputs
Bidirectional
Buffers
Register Reset
(active low)
Output Enable
(active low)
+5V Supply
Power Down
(active high)
PLCC
INDEX
CORNER
TQFP
I/O
I/O
I/O/PD
VCC
OE2/I
GCLR/I
OE1/I
CLK/I
GND
I/O
I/O
44 42 40
38
36 34
43 41 39
37
35
I/O
I/O
I/O
GND
I/O
I/O
I/O
I/O
VCC
I/O
I/O
1
2
3
4
5
6
7
8
9
10
11
13 15 17 19 21
12 14 16 18 20 22
I/O
I/O
I/O
I/O
GND
VCC
I/O
I/O
I/O
I/O
I/O
33
32
31
30
29
28
27
26
25
24
23
I/O
I/O
I/O
I/O
VCC
I/O
I/O
I/O
I/O
GND
I/O
Rev. 0759C–04/98
Top View
Top View
1