欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATTINY12L-4SU 参数 Datasheet PDF下载

ATTINY12L-4SU图片预览
型号: ATTINY12L-4SU
PDF下载: 下载PDF文件 查看货源
内容描述: 8 -bit微控制器1K字节的FLASH [8-bit Microcontroller with 1K Byte Flash]
分类和应用: 微控制器
文件页数/大小: 13 页 / 169 K
品牌: ATMEL [ ATMEL CORPORATION ]
 浏览型号ATTINY12L-4SU的Datasheet PDF文件第2页浏览型号ATTINY12L-4SU的Datasheet PDF文件第3页浏览型号ATTINY12L-4SU的Datasheet PDF文件第4页浏览型号ATTINY12L-4SU的Datasheet PDF文件第5页浏览型号ATTINY12L-4SU的Datasheet PDF文件第6页浏览型号ATTINY12L-4SU的Datasheet PDF文件第7页浏览型号ATTINY12L-4SU的Datasheet PDF文件第8页浏览型号ATTINY12L-4SU的Datasheet PDF文件第9页  
Features
Utilizes the AVR
®
RISC Architecture
AVR – High-performance and Low-power RISC Architecture
– 90 Powerful Instructions – Most Single Clock Cycle Execution
– 32 x 8 General-purpose Working Registers
– Up to 4 MIPS Throughput at 4 MHz
Nonvolatile Program Memory
– 2K Bytes of Flash Program Memory
– Endurance: 1,000 Write/Erase Cycles
– Programming Lock for Flash Program Data Security
Peripheral Features
– Interrupt and Wake-up on Low-level Input
– One 8-bit Timer/Counter with Separate Prescaler
– On-chip Analog Comparator
– Programmable Watchdog Timer with On-chip Oscillator
– Built-in High-current LED Driver with Programmable Modulation
Special Microcontroller Features
– Low-power Idle and Power-down Modes
– External and Internal Interrupt Sources
– Power-on Reset Circuit with Programmable Start-up Time
– Internal Calibrated RC Oscillator
Power Consumption at 1 MHz, 2V, 25°C
– Active: 3.0 mA
– Idle Mode: 1.2 mA
– Power-down Mode: <1 µA
I/O and Packages
– 11 Programmable I/O Lines, 8 Input Lines and a High-current LED Driver
– 28-lead PDIP, 32-lead TQFP, and 32-pad MLF
Operating Voltages
– V
CC
: 1.8V - 5.5V for the ATtiny28V
– V
CC
: 2.7V - 5.5V for the ATtiny28L
Speed Grades
– 0 - 1.2 MHz for the ATtiny28V
– 0 - 4 MHz For the ATtiny28L
8-bit
Microcontroller
with 2K Bytes of
Flash
ATtiny28L
ATtiny28V
Summary
Pin Configurations
PDIP
TQFP/QFN/MLF
PD2
PD1
PD0
RESET
PA0
PA1
PA3
PA2 (IR)
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
9
10
11
12
13
14
15
16
PD5
PD6
PD7
(AIN0) PB0
(AIN1) PB1
(T0) PB2
(INT0) PB3
(INT1) PB4
RESET
PD0
PD1
PD2
PD3
PD4
VCC
GND
XTAL1
XTAL2
PD5
PD6
PD7
(AIN0) PB0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
PA0
PA1
PA3
PA2 (IR)
PB7
PB6
GND
NC
VCC
PB5
PB4 (INT1)
PB3 (INT0)
PB2 (T0)
PB1 (AIN1)
PD3
PD4
NC
VCC
GND
NC
XTAL1
XTAL2
1
2
3
4
5
6
7
8
PB7
PB6
NC
GND
NC
NC
VCC
PB5
Rev. 1062FS–AVR–07/06
Note: This is a summary document. A complete document
1
is available on our Web site at www.atmel.com.