欢迎访问ic37.com |
会员登录 免费注册
发布采购

AS8F128K32Q1-150/XT 参数 Datasheet PDF下载

AS8F128K32Q1-150/XT图片预览
型号: AS8F128K32Q1-150/XT
PDF下载: 下载PDF文件 查看货源
内容描述: 128K ×32的FLASH快闪存储器阵列 [128K x 32 FLASH FLASH MEMORY ARRAY]
分类和应用: 闪存存储内存集成电路
文件页数/大小: 22 页 / 390 K
品牌: AUSTIN [ AUSTIN SEMICONDUCTOR ]
 浏览型号AS8F128K32Q1-150/XT的Datasheet PDF文件第1页浏览型号AS8F128K32Q1-150/XT的Datasheet PDF文件第2页浏览型号AS8F128K32Q1-150/XT的Datasheet PDF文件第3页浏览型号AS8F128K32Q1-150/XT的Datasheet PDF文件第4页浏览型号AS8F128K32Q1-150/XT的Datasheet PDF文件第6页浏览型号AS8F128K32Q1-150/XT的Datasheet PDF文件第7页浏览型号AS8F128K32Q1-150/XT的Datasheet PDF文件第8页浏览型号AS8F128K32Q1-150/XT的Datasheet PDF文件第9页  
FLASH
Austin Semiconductor, Inc.
Sector Protection/Unprotection
The hardware sector protection feature disables both
program and erase operations in any sector. The hardware
sector unprotection feature re-enables both program and erase
operations in previously protected sectors.
Sector protection/unprotection must be implemented
using programming equipment. The procedure requires a high
voltage (V
ID
) on address pin A9 and the control pins.
The device is shipped with all sectors unprotected. It is
possible to determine whether a sector is protected or
unprotected. See “Autoselect Mode” for details.
AS8F128K32
Low VCC Write Inhibit
When V
CC
is less than V
LKO
, the device does not accept
any write cycles. This protects data during V
CC
power-up and
power-down. The command register and all internal program/
erase circuits are disabled, and the device resets. Subsequent
writes are ignored until V
CC
is greater than V
LKO
. The system
must provide the proper signals to the control pins to prevent
unintentional writes when V
CC
is greater than V
LKO
.
Write Pulse “Glitch” Protection
Noise pulses of less than 5 ns (typical) on OE\, CEx\ or
WEx\ do not initiate a write cycle.
Hardware Data Protection
The command sequence requirement of unlock cycles for
programming or erasing provides data protection against
inadvertent writes (refer to the Command Definitions table). In
addition, the following hardware data protection measures
prevent accidental erasure or programming, which might
otherwise be caused by spurious system level signals during
V
CC
power-up and power-down transitions, or from system
noise.
Logical Inhibit
Write cycles are inhibited by holding any one of OE\ = V
IL
,
CEx\ = V
IH
or WEx\ = V
IH
. To initiate a write cycle, CEx\ and
WEx\ must be a logical zero while OE\ is a logical one.
Power-Up Write Inhibit
If WEx\ = CEx\ = V
IL
and OE\ = V
IH
during power up, the device
does not accept commands on the rising edge of WEx\. The
internal state machine is automatical ly reset to reading array
data on power-up.
TABLE 3: Autoselect Codes (High Voltage Method)
DESCRIPTION
CEx\
L
L
OE\
L
L
WEx\
H
H
A16
to
A14
X
X
A13
to
A10
X
X
A9
V
ID
V
ID
A8 to
A6
A7
X
X
L
L
A5
to
A2
X
X
A1
L
L
A0
L
H
I/O0 to I/O7
I/O8 to I/O15
I/O16 to I/O23
I/O24 to I/O31
01h
20h
01h (protected)
L
Sector Protection Verification
LEGEND:
L = Logic Low = V
IL
, H = Logic High = V
IH
, SA = Sector Address, X = Don’t care.
Manufacturer ID: AMD
Device ID: AM29F010B
L
H
SA
X
V
ID
X
L
X
H
L
00h
(unprotected)
AS8F128K32
Rev. 2.0 5/03
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
5