欢迎访问ic37.com |
会员登录 免费注册
发布采购

AS8NVLC512K32Q-25XT 参数 Datasheet PDF下载

AS8NVLC512K32Q-25XT图片预览
型号: AS8NVLC512K32Q-25XT
PDF下载: 下载PDF文件 查看货源
内容描述: 512K ×32模块的nvSRAM 3.3V高速SRAM与非易失性存储 [512K x 32 Module nvSRAM 3.3V High Speed SRAM with Non-Volatile Storage]
分类和应用: 存储静态存储器
文件页数/大小: 17 页 / 362 K
品牌: AUSTIN [ AUSTIN SEMICONDUCTOR ]
 浏览型号AS8NVLC512K32Q-25XT的Datasheet PDF文件第2页浏览型号AS8NVLC512K32Q-25XT的Datasheet PDF文件第3页浏览型号AS8NVLC512K32Q-25XT的Datasheet PDF文件第4页浏览型号AS8NVLC512K32Q-25XT的Datasheet PDF文件第5页浏览型号AS8NVLC512K32Q-25XT的Datasheet PDF文件第6页浏览型号AS8NVLC512K32Q-25XT的Datasheet PDF文件第7页浏览型号AS8NVLC512K32Q-25XT的Datasheet PDF文件第8页浏览型号AS8NVLC512K32Q-25XT的Datasheet PDF文件第9页  
AUSTIN SEMICONDUCTOR, INC.
ADVANCE INFORMATION
Austin Semiconductor, Inc.
512K x 32 Module nvSRAM
3.3V
High Speed SRAM with
Non-Volatile Storage
FEATURES
-55
o
C to 125
o
C Operation
True non-volatile SRAM (no batteries)
20 ns, 25 ns, and 45 ns access times
Automatic STORE on power down with only a small
capacitor
STORE to QuantumTrap
®
nonvolatile elements initiated by
software, device pin, or AutoStore
®
on power down
RECALL to SRAM initiated by software or power up
Infinite Read, Write, and Recall cycles
200,000 STORE cycles to QuantumTrap
20 year data retention
Single 3.3V +/- 0.3V operation
Ceramic Hermetic 68 Quad Flatpak
-Can order with X7R CAPS on package
-Matches compatible pinout footprint of SRAM & EEPROM
Module
AS8nvLC512K32
nvSRAM
AVAILABLE AS MILITARY
SPECIFICATIONS
• Military Processing (MIL-STD-883C para 1.2.2)
Temperature Range -55C to 125C
FUNCTIONAL DESCRIPTION
The Austin Semiconductor AS8nvLC512K32 is a fast static RAM,
with a nonvolatile element in each memory cell. The memory is
organized as 512K bytes of 8 bits for each of 4 die to form 512Kx32.
The embedded nonvolatile elements incorporate QuantumTrap
technology, producing the world’s most reliable nonvolatile memory.
The SRAM provides infinite read and write cycles, while independent
nonvolatile data resides in the highly reliable QuantumTrap cell.
Data transfers from the SRAM to the nonvolatile elements (the
STORE operation) takes place automatically at power down. On
power up, data is restored to the SRAM (the RECALL operation)
from the nonvolatile memory. Both the STORE and RECALL
operations are also available under software control.
LOGIC BLOCK DIAGRAM
m
[1, 2, 3]
4x
4x
DQ0-DQ31
(1-4)
28
29
30
31
(1-4)
AS8nvLC512K32
Rev. 0.0 08/09
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
1